{ "generated_at": "2026-05-07T09:00:09+00:00", "paper_count": 365, "scope_counts": { "application_adjacent": 5, "core_architecture": 263, "power_embedded": 11, "security": 49, "simulator_fpga": 8, "software_static_wcet": 21, "testing_verification": 8 }, "clusters": [ { "cluster_id": "application_adjacent:0", "scope": "application_adjacent", "scope_label": "Application-Adjacent Branch Behavior", "label": "Sorting and Microservice Control-Flow Behavior", "size": 4, "year_min": 2008, "year_max": 2025, "best_scope_k": 2, "scope_silhouette_cosine": 0.28667500789325795, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "sorting", "algorithms", "cyprus", "will", "algorithm", "microservices", "instruction", "modern", "mergesort", "conditional" ], "member_paper_ids": [ "2008__an-experimental-study-of-sorting-and-branch-prediction__10-1145-1227161-1370599-ff807a0c", "2022__improving-mergesort-performance-by-optimizing-branch-prediction__10-1109-csde56538-2022-10089293-671ded8a", "2022__improving-quicksort-performance-by-optimizing-branch-prediction__10-1109-csde56538-2022-10089318-7435c2b9", "2025__leveraging-control-flow-similarity-to-reduce-branch-predictor-cold-effects-in-microservices__10-1145-3695053-3731059-69eef5e0" ] }, { "cluster_id": "application_adjacent:1", "scope": "application_adjacent", "scope_label": "Application-Adjacent Branch Behavior", "label": "Sobel Edge-Detection Branch Behavior", "size": 1, "year_min": 2002, "year_max": 2002, "best_scope_k": 2, "scope_silhouette_cosine": 0.28667500789325795, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "sobel", "edge", "conditional", "multi-dimensional", "execution", "such", "retiming", "sobel edge", "detector", "implementation" ], "member_paper_ids": [ "2002__predicting-conditional-branch-outcomes-on-a-sobel-edge-detecting-filter__10-1109-icassp-2002-5745328-89aeca3e" ] }, { "cluster_id": "core_architecture:0", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "label": "Modern Industrial / Security-Aware Predictor Structures", "size": 22, "year_min": 2009, "year_max": 2026, "best_scope_k": 8, "scope_silhouette_cosine": 0.0887686114208724, "clustering_vector_source": "architecture_focus_residual", "family_mix": { "btb_fetch_target": 4, "hybrid_industrial": 3, "indirect_ras": 1, "mixed_core_architecture": 1, "perceptron_neural": 1, "tage_gehl_corrector": 7, "two_level_history": 5 }, "top_terms": [ "instruction", "instructions", "history", "accuracy", "wkh", "data", "university", "target", "modern", "mispredictions" ], "member_paper_ids": [ "2009__experiment-flows-and-microbenchmarks-for-reverse-engineering-of-branch-predictor-structures__10-1109-ispass-2009-4919652-76fec56e", "2010__the-effects-on-branch-prediction-when-utilizing-control-independence__10-1109-ipdpsw-2010-5470794-44380dc8", "2014__when-merging-and-branch-predictors-collide__10-1109-ia335182-2014-10612367-90e3dd29", "2016__practical-multidimensional-branch-prediction__10-1109-mm-2016-33-3517cea0", "2018__an-alternative-tage-like-conditional-branch-predictor__10-1145-3226098-6adc4e35", "2019__branch-prediction-is-not-a-solved-problem-measurements-opportunities-and-future-directions__10-1109-iiswc47752-2019-9042108-cc87ab77", "2019__brb-mitigating-branch-predictor-side-channels__10-1109-hpca-2019-00058-ba896ae0", "2019__towards-the-adoption-of-local-branch-predictors-in-modern-out-of-order-superscalar-processors__10-1145-3352460-3358315-dec99736", "2020__securing-branch-predictors-with-two-level-encryption__10-1145-3404189-3975ceb3", "2020__the-case-for-domain-specialized-branch-predictors-for-graph-processing__10-1109-lca-2020-3005895-7ef05243", "2020__the-ibm-z15-high-frequency-mainframe-branch-predictor-industrial-product__10-1109-isca45697-2020-00014-c9eae94e", "2021__a-low-power-branch-prediction-for-deep-leaning-on-risc-v-processor__10-1109-cseps53726-2021-00025-82ce0979", "2021__branch-runahead-an-alternative-to-branch-prediction-for-impossible-to-predict-branches__10-1145-3466752-3480053-f505e741", "2021__cobra-a-framework-for-evaluating-compositions-of-hardware-branch-predictors__10-1109-ispass51385-2021-00053-3eaea202", "2021__pdede-partitioned-deduplicated-delta-branch-target-buffer__10-1145-3466752-3480046-5feeb7f9", "2022__whisper-profile-guided-branch-misprediction-elimination-for-data-center-applications__10-1109-micro56248-2022-00017-3ff3fdb6", "2023__bunnyhop-exploiting-the-instruction-prefetcher__missing-ea21841d", "2023__mbplib-modular-branch-prediction-library__10-1109-ispass57527-2023-00016-0cec50bd", "2024__against-the-current-introducing-reversibility-to-superscalar-processors-via-reversible-branch-pr__10-1109-igsc64514-2024-00033-3123b33b", "2024__the-last-level-branch-predictor__10-1109-micro61859-2024-00042-e19c5847", "2025__branch-privilege-injection-compromising-spectre-v2-hardware-mitigations-by-exploiting-branch-pre__missing-ea21841d", "2026__the-last-level-branch-predictor-revisited__10-1109-hpca68181-2026-11408567-35cb62c2" ] }, { "cluster_id": "core_architecture:1", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "label": "Early Correlation / Two-Level Foundations", "size": 51, "year_min": 1991, "year_max": 2008, "best_scope_k": 8, "scope_silhouette_cosine": 0.0887686114208724, "clustering_vector_source": "architecture_focus_residual", "family_mix": { "btb_fetch_target": 10, "hybrid_industrial": 4, "indirect_ras": 2, "perceptron_neural": 2, "two_level_history": 33 }, "top_terms": [ "history", "instruction", "schemes", "instructions", "dynamic", "accuracy", "static", "address", "execution", "more" ], "member_paper_ids": [ "1991__branch-history-table-prediction-of-moving-target-branches-due-to-subroutine-returns__10-1145-115952-115957-9d67c9d5", "1991__two-level-adaptive-training-branch-prediction__10-1145-123465-123475-230d1b9a", "1992__alternative-implementations-of-two-level-adaptive-branch-prediction__10-1145-146628-139709-aa39a6d0", "1992__improving-the-accuracy-of-dynamic-branch-prediction-using-branch-correlation__10-1145-143365-143490-2334de14", "1993__a-comparison-of-dynamic-branch-predictors-that-use-two-levels-of-branch-history__10-1145-165123-165161-866b202c", "1993__speculative-execution-and-branch-prediction-on-parallel-machines__10-1145-165939-165958-d89fdbd4", "1994__characterizing-the-impact-of-predicated-execution-on-branch-prediction__10-1145-192724-192755-3ef56388", "1994__improving-semi-static-branch-prediction-by-code-replication__10-1145-773473-178252-3c068d62", "1994__improving-the-accuracy-of-static-branch-prediction-using-branch-correlation__10-1145-195473-195549-f66e2429", "1994__the-effect-of-speculatively-updating-branch-history-on-branch-prediction-accuracy-revisited__10-1145-192724-192756-72dd7973", "1994__the-effects-of-predicated-execution-on-branch-prediction__10-1145-192724-192753-4a496699", "1994__the-impact-of-unresolved-branches-on-branch-prediction-scheme-performance__10-1145-192007-192013-0719309a", "1995__a-comparative-analysis-of-schemes-for-correlated-branch-prediction__10-1145-225830-224438-39cc416f", "1995__alternative-implementations-of-hybrid-branch-predictors__10-1109-micro-1995-476833-fa41484c", "1995__corpus-based-static-branch-prediction__10-1145-223428-207118-d83caf79", "1995__evaluating-the-performance-of-dynamic-branch-prediction-schemes-with-bpsim__10-1145-1275165-1275174-f65f5468", "1995__optimal-2-bit-branch-predictors__10-1109-12-381956-67887724", "1995__performance-issues-in-correlated-branch-prediction-schemes__10-1109-micro-1995-476808-100b3ac1", "1995__the-performance-of-counter-and-correlation-based-schemes-for-branch-target-buffers__10-1109-12-477244-70fc779d", "1995__the-role-of-adaptivity-in-two-level-adaptive-branch-prediction__10-1109-micro-1995-476835-de6e7af9", "1996__analysis-of-branch-prediction-via-data-compression__10-1145-248208-237171-a6b0ac0c", "1996__correlation-and-aliasing-in-dynamic-branch-predictors__10-1145-232973-232978-7b250177", "1996__using-hybrid-branch-predictors-to-improve-branch-prediction-accuracy-in-the-presence-of-context__10-1145-232973-232975-8ba983da", "1997__design-optimization-for-high-speed-per-address-two-level-branch-predictors__10-1109-iccd-1997-628854-a768e25f", "1997__elastic-history-buffer-a-low-cost-method-to-improve-branch-prediction-accuracy__10-1109-iccd-1997-628853-597d82b4", "1997__evidence-based-static-branch-prediction-using-machine-learning__10-1145-239912-239923-10af1df0", "1997__implementation-and-analysis-of-path-history-in-dynamic-branch-prediction-schemes__10-1145-263580-263813-333dd11b", "1997__improving-the-accuracy-of-history-based-branch-prediction__10-1109-12-588060-3dee66b3", "1997__interprocedural-conditional-branch-elimination__10-1145-258916-258929-20a9246d", "1997__pa-8000-a-case-study-of-static-and-dynamic-branch-prediction__10-1109-iccd-1997-628855-a69c58f0", "1997__trading-conflict-and-capacity-aliasing-in-conditional-branch-predictors__10-1145-264107-264211-6109020f", "1998__a-study-of-branch-prediction-strategies__10-1145-285930-285980-99054734", "1998__accurate-indirect-branch-prediction__10-1145-279361-279380-b14a7646", "1998__alternative-implementations-of-two-level-adaptive-branch-prediction__10-1145-285930-286004-253f673c", "1998__branch-prediction-based-on-universal-data-compression-algorithms__10-1145-279361-279370-25c5a6fe", "1998__implementation-and-analysis-of-path-history-in-dynamic-branch-prediction-schemes__10-1109-12-707596-8616e50b", "1998__retrospective-alternative-implementations-of-two-level-adaptive-training-branch-prediction__10-1145-285930-285964-8f8afdd2", "1998__variable-length-path-branch-prediction__10-1145-291069-291042-dcc0fae6", "1999__contrasting-branch-characteristics-and-branch-predictor-performance-of-c-and-c-programs__10-1109-pccc-1999-749449-d24c61b6", "1999__extending-correlation-in-branch-prediction-schemes__10-1109-eurmic-1999-794506-655c872b", "1999__static-correlated-branch-prediction__10-1145-330249-330255-09716f30", "1999__tuning-branch-predictors-to-support-java-method-invocation__missing-ea21841d", "1999__walk-time-address-adjustment-for-improving-the-accuracy-of-dynamic-branch-prediction__10-1109-12-769430-76e8b8e4", "2000__the-impact-of-delay-on-the-design-of-branch-predictors__10-1145-360128-360137-e13ad905", "2000__using-profiling-to-reduce-branch-misprediction-costs-on-a-dynamically-scheduled-processor__10-1145-335231-335251-8122b972", "2001__understanding-branches-and-designing-branch-predictors-for-high-performance-microprocessors__10-1109-5-964441-03cc97b1", "2003__aliasing-and-anti-aliasing-in-branch-history-table-prediction__10-1145-966809-966810-cc126734", "2003__improving-branch-prediction-by-dynamic-dataflow-based-identification-of-correlated-branches-from__10-1145-859618-859655-f74eaaa1", "2005__code-placement-for-improving-dynamic-branch-prediction-accuracy__10-1145-1064978-1065025-d8c092fb", "2005__simulation-differences-between-academia-and-industry-a-branch-prediction-case-study__10-1109-ispass-2005-1430556-269d61ad", "2008__address-branch-correlation-a-novel-locality-for-long-latency-hard-to-predict-branches__10-1109-hpca-2008-4658629-2046ff52" ] }, { "cluster_id": "core_architecture:2", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "label": "Dynamic / Static Predictor Characterization", "size": 31, "year_min": 1996, "year_max": 2025, "best_scope_k": 8, "scope_silhouette_cosine": 0.0887686114208724, "clustering_vector_source": "architecture_focus_residual", "family_mix": { "btb_fetch_target": 2, "hybrid_industrial": 4, "mixed_core_architecture": 5, "perceptron_neural": 8, "tage_gehl_corrector": 3, "two_level_history": 9 }, "top_terms": [ "history", "dynamic", "instruction", "static", "instructions", "taken", "execution", "accuracy", "analysis", "ieee" ], "member_paper_ids": [ "1996__an-analysis-of-dynamic-branch-prediction-schemes-on-system-workloads__10-1145-232974-232977-5a40ff70", "2005__the-ieee-siberian-state-university-of-telecommunications-and-informatics-student-branch-history__10-1109-sibedm-2005-195654-38d1ecb0", "2005__unveiling-the-intel-branch-predictors__10-1109-norchp-2005-1597026-d0987f98", "2006__extending-the-ppm-branch-predictor__10-1109-pdp-2006-36-5e359ba9", "2010__an-analysis-of-hard-to-predict-branches__10-1109-ispass-2010-5452016-e91a47e7", "2011__improving-branch-prediction-related-wcet-abstract-interpretation__10-1109-rtcsa-2011-74-662fa648", "2013__dynamic-branch-prediction-for-high-level-synthesis__10-1109-fpl-2013-6645540-9844ca45", "2013__dynamic-branch-prediction-modeller-for-risc-architecture__10-1109-icmira-2013-84-476a189f", "2014__automatic-source-code-analysis-of-branch-mispredictions__10-1109-iiswc-2014-6983045-74d0290f", "2014__jts-based-static-branch-prediction__10-1109-icce-2014-6776101-6190ff6a", "2016__a-2-clock-cycle-naive-bayes-classifier-for-dynamic-branch-prediction-in-pipelined-risc-microproc__10-1109-apccas-2016-7803958-28196353", "2016__an-efficient-wcet-aware-hybrid-global-branch-prediction-approach__10-1109-rtcsa-2016-46-c2982616", "2016__efficient-worst-case-execution-time-analysis-of-dynamic-branch-prediction__10-1109-ecrts-2016-23-5d2413ab", "2017__a-probabilistic-monte-carlo-framework-for-branch-prediction__10-1109-cluster-2017-29-9887099b", "2017__branch-prediction-migration-for-multi-core-architectures__10-1109-nas-2017-8026848-7e87413f", "2017__dual-decode-architecture-for-dynamic-branch-prediction__10-1109-i2ct-2017-8226306-6197a605", "2017__probabilistic-monte-carlo-simulations-for-static-branch-prediction__10-1109-pccc-2017-8280494-f1500e36", "2018__decoupled-branch-predictor-for-embedded-dsp__10-1109-les-2017-2755062-41dd3727", "2018__improving-branch-prediction-accuracy-on-multi-core-architectures-for-big-data__10-1109-bdcloud-2018-00065-b7705158", "2019__a-time-predictable-branch-predictor__10-1145-3297280-3297337-25b1ce78", "2019__dynamic-branch-prediction-for-embedded-system-applications__10-1109-icces45898-2019-9002301-c11a1fb5", "2019__exploring-deep-learning-based-branch-prediction-for-computer-devices__10-1109-icce-asia46551-2019-8942202-faa3d6e9", "2019__implemented-static-branch-prediction-schemes-for-the-parallelism-processors__10-1109-comitcon-2019-8862216-1706ac63", "2022__exploration-of-performance-of-dynamic-branch-predictors-used-in-mitigating-cost-of-branching__10-1109-icicict54557-2022-9917915-3576c4ee", "2023__an-attention-based-cnn-algorithm-to-predict-hard-to-predict-branches__10-1109-iccbd-ai62252-2023-00028-8bad9205", "2023__branch-prediction-in-cpu-pipelining__10-1109-uemcon59035-2023-10316163-9ec6484b", "2023__enhancing-microarchitecture-performance-through-synergistic-dynamic-branch-prediction-and-cache__10-1109-mosicom59118-2023-10458850-cb40e8d5", "2024__cma-bp-a-clustered-multi-task-learning-and-branch-attention-based-branch-predictor__10-1109-smc54092-2024-10831163-d23428ac", "2025__branch-prediction-using-reinforcement-learning__10-1109-icrm66809-2025-11349018-dc326ebc", "2025__combining-static-and-simple-dynamic-branch-prediction-techniques-for-improved-efficiency-in-low__10-1109-icuis67429-2025-11380281-e76e6db0", "2025__distant-history-branch-prediction-using-advanced-machine-learning-techniques__10-1109-hipcw66559-2025-00066-9fb81ee0" ] }, { "cluster_id": "core_architecture:3", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "label": "Perceptron / Neural", "size": 34, "year_min": 2002, "year_max": 2023, "best_scope_k": 8, "scope_silhouette_cosine": 0.0887686114208724, "clustering_vector_source": "architecture_focus_residual", "family_mix": { "hybrid_industrial": 3, "indirect_ras": 1, "perceptron_neural": 26, "tage_gehl_corrector": 1, "two_level_history": 3 }, "top_terms": [ "neural", "perceptron", "history", "accuracy", "university", "more", "section", "one", "work", "use" ], "member_paper_ids": [ "2002__dynamic-branch-prediction-with-perceptrons__10-1109-hpca-2001-903263-2a26339b", "2002__neural-methods-for-dynamic-branch-prediction__10-1145-571637-571639-7120c2eb", "2004__fast-path-based-neural-branch-prediction__10-1109-micro-2003-1253199-e02b6990", "2004__prophet-critic-hybrid-branch-prediction__10-1145-1028176-1006722-66ace577", "2005__a-simple-divide-and-conquer-approach-for-neural-class-branch-prediction__10-1109-pact-2005-6-8a053060", "2005__better-branch-prediction-through-prophet-critic-hybrids__10-1109-mm-2005-5-722a1140", "2005__improved-latency-and-accuracy-for-neural-branch-prediction__10-1145-1062247-1062250-0f5df6ff", "2005__merging-path-and-gshare-indexing-in-perceptron-branch-prediction__10-1145-1089008-1089011-70ee056a", "2005__piecewise-linear-branch-prediction__10-1145-1080695-1070002-821132ab", "2006__controlling-the-power-and-area-of-neural-branch-predictors-for-practical-implementation-in-high__10-1109-sbac-pad-2006-14-8906595a", "2006__evaluating-branch-prediction-using-two-level-perceptron-table__10-1109-pdp-2006-34-d4e2483a", "2007__a-neural-net-branch-predictor-to-reduce-power__10-1109-vlsid-2007-14-64b9c829", "2007__a-study-of-dynamic-branch-predictors-counter-versus-perceptron__10-1109-itng-2007-22-db505cb4", "2007__combining-local-and-global-history-hashing-in-perceptron-branch-prediction__10-1109-icis-2007-81-0d0bae5b", "2007__improving-branch-prediction-and-predicated-execution-in-out-of-order-processors__10-1109-hpca-2007-346186-e85abb50", "2007__rule-selection-in-fuzzy-systems-using-heuristics-and-branch-prediction__10-1109-foci-2007-371534-532e2fe4", "2008__branch-predictor-on-line-evolutionary-system__10-1145-1389095-1389404-e1807084", "2008__global-local-hashed-perceptron-branch-prediction__10-1109-itng-2008-258-23143451", "2008__low-power-high-performance-analog-neural-branch-prediction__10-1109-micro-2008-4771812-a71f90d2", "2009__generalizing-neural-branch-prediction__10-1145-1498690-1498692-4372cba3", "2011__a-study-of-perceptron-based-branch-prediction-on-simplescalar-platform__10-1109-csae-2011-5952918-b4e95c7a", "2011__an-optimized-scaled-neural-branch-predictor__10-1109-iccd-2011-6081385-764ea713", "2013__a-practical-low-power-memristor-based-analog-neural-branch-predictor__10-1109-islped-2013-6629290-355d0090", "2013__extended-scaled-neural-predictor-for-improved-branch-prediction__10-1109-ijcnn-2013-6707059-69cb9045", "2013__memristors-for-neural-branch-prediction__10-1145-2482767-2482801-3fa08aa3", "2014__bias-free-branch-predictor__10-1109-micro-2014-32-96f5b5cc", "2018__a-study-on-deep-belief-net-for-branch-prediction__10-1109-access-2017-2772334-6fec7500", "2019__bit-level-perceptron-prediction-for-indirect-branches__10-1145-3307650-3322217-b3bab239", "2019__enhancing-branch-predictors-using-genetic-algorithm__10-1109-icmsao-2019-8880435-7a4be69a", "2020__branchnet-a-convolutional-neural-network-to-predict-hard-to-predict-branches__10-1109-micro50266-2020-00022-90c790d0", "2020__exploring-convolution-neural-network-for-branch-prediction__10-1109-access-2020-3017196-48ddb215", "2021__cpu-branch-prediction-using-perceptron__10-1109-upcon52273-2021-9667663-7d731d48", "2023__design-and-implementation-of-perceptron-based-branch-predictor__10-1109-iccbd-ai62252-2023-00054-bcfa5c94", "2023__superbp-design-space-exploration-of-perceptron-based-branch-predictors-for-superconducting-cpus__10-1145-3613424-3614267-c7c521eb" ] }, { "cluster_id": "core_architecture:4", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "label": "BTB / Fetch / Target", "size": 40, "year_min": 1991, "year_max": 2024, "best_scope_k": 8, "scope_silhouette_cosine": 0.0887686114208724, "clustering_vector_source": "architecture_focus_residual", "family_mix": { "btb_fetch_target": 25, "hybrid_industrial": 5, "indirect_ras": 9, "two_level_history": 1 }, "top_terms": [ "instruction", "btb", "instructions", "target", "cache", "address", "indirect", "fetch", "execution", "multiple" ], "member_paper_ids": [ "1991__strategies-for-branch-target-buffers__10-1145-123465-123473-9ad53f50", "1993__branch-history-table-indexing-to-prevent-pipeline-bubbles-in-wide-issue-superscalar-processors__10-1109-micro-1993-282752-1e87a50a", "1993__branch-target-buffer-design-and-optimization__10-1109-12-214687-b7b9b366", "1993__increasing-the-instruction-fetch-rate-via-multiple-branch-prediction-and-a-branch-address-cache__10-1145-165939-165956-38590cba", "1994__fast-and-accurate-instruction-fetch-and-branch-prediction__10-1145-192007-192011-4ab16ae1", "1995__partial-resolution-in-branch-target-buffers__10-1109-micro-1995-476826-06db1fd2", "1996__multiple-block-ahead-branch-predictors__10-1145-237090-237169-bdf42c9f", "1997__instruction-prefetching-using-branch-prediction-information__10-1109-iccd-1997-628926-102efe5a", "1997__partial-resolution-in-branch-target-buffers__10-1109-12-628399-64c9cc30", "1998__a-comparison-of-the-effect-of-branch-prediction-on-multithreaded-and-scalar-architectures__10-1145-1216475-1216476-c30d29fd", "1999__branch-prediction-instruction-window-size-and-cache-size-performance-trade-offs-and-simulation-t__10-1109-12-811115-8ab4a648", "1999__reducing-branch-misprediction-penalties-via-dynamic-control-independence-detection__10-1145-305138-305175-8034ca0d", "2000__completion-time-multiple-branch-prediction-for-enhancing-trace-cache-performance__10-1145-342001-339654-b22db17c", "2002__difficult-path-branch-prediction-using-subordinate-microthreads__10-1145-545214-545250-c44d266f", "2003__an-alternative-to-branch-prediction__10-1145-882105-882109-fc93e25b", "2005__fast-branch-misprediction-recovery-in-out-of-order-superscalar-processors__10-1145-1088149-1088156-e228a040", "2006__branch-predictor-guided-instruction-decoding__10-1145-1152154-1152186-64df2397", "2007__a-branch-target-instruction-prefetching-technique-for-improved-performance__10-1109-adcom-2007-101-b76db7da", "2007__reducing-misprediction-penalty-in-the-branch-target-buffer__10-1109-mwscas-2007-4488750-9a329422", "2008__mechanism-for-return-stack-and-branch-history-corrections-under-misprediction-in-deep-pipeline-d__10-1109-apcsac-2008-4625446-acd02e48", "2008__speculative-return-address-stack-management-revisited__10-1145-1455650-1455654-e47eba15", "2009__virtual-program-counter-vpc-prediction-very-low-cost-indirect-branch-prediction-using-conditiona__10-1109-tc-2008-227-bf89b153", "2010__value-based-btb-indexing-for-indirect-jump-prediction__10-1109-hpca-2010-5416659-2fd7195e", "2011__tap-prediction-reusing-conditional-branch-predictor-for-indirect-branches-with-target-address-po__10-1109-iccd-2011-6081386-195bf53f", "2012__b-fetch-branch-prediction-directed-prefetching-for-in-order-processors__10-1109-l-ca-2011-33-3130c7c9", "2012__compiler-techniques-to-improve-dynamic-branch-prediction-for-indirect-jump-and-call-instructions__10-1145-2086696-2086703-e68c7b74", "2012__improve-indirect-branch-prediction-with-private-cache-in-dynamic-binary-translation__10-1109-hpcc-2012-45-b9eb9f54", "2012__self-aligning-return-address-stack__10-1109-nas-2012-49-990520a5", "2013__a-cam-based-separated-btb-for-a-superscalar-processor__10-1109-candar-2013-68-eb3abb43", "2013__branch-prediction-directed-dynamic-instruction-cache-locking-for-embedded-systems__10-1109-rtcsa-2013-6732221-da1e303c", "2013__two-level-bulk-preload-branch-prediction__10-1109-hpca-2013-6522308-9cf05f17", "2014__author-retrospective-for-increasing-the-instruction-fetch-rate-via-multiple-branch-prediction-an__10-1145-2591635-2591649-ec4aceab", "2014__b-fetch-branch-prediction-directed-prefetching-for-chip-multiprocessors__10-1109-micro-2014-29-040648c7", "2014__increasing-the-instruction-fetch-rate-via-multiple-branch-prediction-and-a-branch-address-cache__10-1145-2591635-2667167-837111a2", "2014__leveraging-dynamic-slicing-to-enhance-indirect-branch-prediction__10-1109-iccd-2014-6974696-2e27b9bf", "2014__optimal-pipeline-performance-via-transactional-slice-with-no-branch-prediction-overhead__10-1109-uksim-2014-35-a081beca", "2016__recovery-of-performance-degradation-in-defective-branch-target-buffers__10-1109-iolts-2016-7604679-63f6c869", "2018__exploring-predictive-replacement-policies-for-instruction-cache-and-branch-target-buffer__10-1109-isca-2018-00050-49b23361", "2023__branch-target-buffer-organizations__10-1145-3613424-3623774-875ba52c", "2024__avm-btb-adaptive-and-virtualized-multi-level-branch-target-buffer__10-1109-isca59077-2024-00012-c2f7f400" ] }, { "cluster_id": "core_architecture:5", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "label": "Long Global-History / GEHL-TAGE Evolution", "size": 28, "year_min": 2002, "year_max": 2020, "best_scope_k": 8, "scope_silhouette_cosine": 0.0887686114208724, "clustering_vector_source": "architecture_focus_residual", "family_mix": { "hybrid_industrial": 1, "perceptron_neural": 2, "tage_gehl_corrector": 8, "two_level_history": 17 }, "top_terms": [ "history", "accuracy", "global", "tage", "more", "section", "global history", "instruction", "o-gehl", "power" ], "member_paper_ids": [ "2002__design-tradeoffs-for-the-alpha-ev8-conditional-branch-predictor__10-1145-545214-545249-48c7ec39", "2004__exploring-design-space-of-scalable-per-address-branch-predictors__10-1109-tencon-2004-1414555-f7eef2a7", "2005__analysis-of-the-o-geometric-history-length-branch-predictor__10-1145-1080695-1070003-67d00e5a", "2005__improving-branch-prediction-accuracy-with-parallel-conservative-correctors__10-1145-1062261-1062316-3d10c4b4", "2006__area-aware-optimizations-for-resource-constrained-branch-predictors-exploited-in-embedded-proces__10-1109-icsamos-2006-300808-38d6f9c6", "2006__using-indexing-functions-to-reduce-conflict-aliasing-in-branch-prediction-tables__10-1109-tc-2006-133-ffe88f91", "2007__branch-misprediction-prediction-complementary-branch-predictors__10-1109-l-ca-2007-13-94c644c0", "2007__computational-and-storage-power-optimizations-for-the-o-gehl-branch-predictor__10-1145-1242531-1242549-d7eca2ff", "2007__hardware-efficient-piecewise-linear-branch-predictor__10-1109-vlsid-2007-89-84ab76b6", "2007__introducing-entropies-for-representing-program-behavior-and-branch-predictor-performance__10-1145-1281700-1281717-18aa2a6f", "2007__os-aware-branch-prediction-improving-microprocessor-control-flow-prediction-for-operating-system__10-1109-tc-2007-250619-1255360d", "2008__accurate-branch-prediction-for-short-threads__10-1145-1353534-1346298-ecf7f337", "2009__a-computation-saving-partial-sum-global-update-scheme-for-perceptron-branch-predictor__10-1109-csie-2009-3-4234ab41", "2009__creating-artificial-global-history-to-improve-branch-prediction-accuracy__10-1145-1542275-1542315-974000c2", "2009__filtering-global-history-power-and-performance-efficient-branch-predictor__10-1109-asap-2009-26-7cafd2cb", "2009__spotlight-a-low-complexity-highly-accurate-profile-based-branch-predictor__10-1109-pccc-2009-5403813-8e466585", "2010__evaluating-and-improving-variable-length-history-branch-predictors__10-1109-compsym-2010-5685430-ac84d0c8", "2011__a-new-case-for-the-tage-branch-predictor__10-1145-2155620-2155635-cd5cc9e9", "2011__storage-free-confidence-estimation-for-the-tage-branch-predictor__10-1109-hpca-2011-5749750-3e74ab33", "2012__energy-efficient-branch-prediction-with-compiler-guided-history-stack__10-1109-date-2012-6176513-3791097f", "2012__novel-o-gehl-based-hyperblock-predictor-for-edge-architectures__10-1109-nas-2012-26-bf94c169", "2012__record-branch-prediction-an-optimized-scheme-for-two-level-branch-predictors__10-1109-hpcc-2012-223-d635ed9b", "2013__an-energy-efficient-branch-prediction-technique-via-global-history-noise-reduction__10-1109-islped-2013-6629296-ac33fad3", "2013__store-load-branch-slb-predictor-a-compiler-assisted-branch-prediction-for-data-dependent-branche__10-1109-hpca-2013-6522307-9025a50d", "2015__an-energy-efficient-branch-prediction-with-grouped-global-history__10-1109-icpp-2015-23-779f8347", "2016__badgr-a-practical-ghr-implementation-for-tage-branch-predictors__10-1109-iccd-2016-7753338-2062fa5f", "2017__an-empirical-study-on-performance-of-branch-predictors-with-varying-storage-budgets__10-1109-ised-2017-8303913-5cf63b01", "2020__shared-pattern-history-tables-in-multicomponent-branch-predictors-with-a-dealiasing-cache__10-1109-les-2019-2957512-9795ecad" ] }, { "cluster_id": "core_architecture:6", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "label": "Energy-Aware Predictor and Fetch Design", "size": 23, "year_min": 2003, "year_max": 2024, "best_scope_k": 8, "scope_silhouette_cosine": 0.0887686114208724, "clustering_vector_source": "architecture_focus_residual", "family_mix": { "btb_fetch_target": 8, "hybrid_industrial": 6, "mixed_core_architecture": 2, "perceptron_neural": 1, "tage_gehl_corrector": 1, "two_level_history": 5 }, "top_terms": [ "power", "energy", "dynamic", "consumption", "instruction", "btb", "instructions", "reduce", "target", "accuracy" ], "member_paper_ids": [ "2003__branch-prediction-on-demand-an-energy-efficient-solution-microprocessor-architecture__10-1109-lpe-2003-1231933-31d10b15", "2003__branch-prediction-on-demand__10-1145-871506-871603-ba88ad00", "2003__branch-prediction-techniques-for-low-power-vliw-processors__10-1145-764808-764866-5d031437", "2003__customizing-the-branch-predictor-to-reduce-complexity-and-energy-consumption__10-1109-mm-2003-1240209-e045de26", "2004__power-aware-branch-prediction-characterization-and-design__10-1109-tc-2004-1261827-da58e1d9", "2004__power-aware-branch-prediction-techniques__10-1145-988952-989058-fa80d55e", "2005__energy-aware-fetch-mechanism-trace-cache-and-btb-customization__10-1109-lpe-2005-195483-be45fb60", "2007__branch-prediction-and-power-reduction-techniques-in-the-clustered-loop-buffer-vliw-architecture__10-1109-pacrim-2007-4313192-c17028db", "2007__towards-an-energy-efficient-branch-prediction-scheme-using-profiling-adaptive-bias-measurement-a__10-1109-dtis-2007-4449485-bd822185", "2008__low-power-area-branch-prediction-using-complementary-branch-predictors__10-1109-ipdps-2008-4536323-b48e092c", "2009__power-aware-branch-target-prediction-using-a-new-btb-architecture__10-1109-vlsisoc-2009-6041330-5732e2f5", "2010__cost-effective-branch-prediction-by-combining-hedging-and-filtering__10-1109-compsym-2010-5685433-282815b0", "2011__error-resilient-design-of-branch-predictors-for-effective-yield-improvement__10-1109-latw-2011-5985910-9a098fe7", "2011__exploring-impact-of-faults-on-branch-predictors-power-for-diagnosis-of-faulty-module__10-1109-ats-2011-41-a2b8b11d", "2012__evaluation-of-branch-predictors-targeting-easeful-diagnosis-of-design-inaccuracies__10-1109-icdcsyst-2012-6188711-d6c76f0a", "2013__dynamic-btb-resizing-for-variable-stages-superscalar-architecture__10-1109-candar-2013-63-46262cdc", "2015__enhancing-branch-prediction-using-software-evolution__10-1109-nas-2015-7255211-fda3f3ba", "2015__on-demand-dynamic-branch-prediction__10-1109-lca-2014-2330820-f1deb74d", "2018__analysis-and-characterization-of-ultra-low-power-branch-predictors__10-1109-iccd-2018-00030-1fa25239", "2019__assessing-the-effects-of-low-voltage-in-branch-prediction-units__10-1109-ispass-2019-00020-3614d479", "2020__energy-efficient-on-demand-dynamic-branch-prediction-models__10-1109-tc-2019-2956710-26963784", "2024__branch-predictor-design-for-energy-harvesting-powered-nonvolatile-processors__10-1109-tc-2023-3339977-d533aa18", "2024__energy-efficiency-analysis-of-branch-prediction-for-a-processor-tightly-coupled-with-power-suppl__10-1109-icrera62673-2024-10815124-145912f7" ] }, { "cluster_id": "core_architecture:7", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "label": "TAGE and Soft-Processor Implementations", "size": 34, "year_min": 2003, "year_max": 2026, "best_scope_k": 8, "scope_silhouette_cosine": 0.0887686114208724, "clustering_vector_source": "architecture_focus_residual", "family_mix": { "btb_fetch_target": 4, "hybrid_industrial": 9, "indirect_ras": 1, "mixed_core_architecture": 1, "perceptron_neural": 2, "tage_gehl_corrector": 9, "two_level_history": 8 }, "top_terms": [ "instruction", "pipeline", "accuracy", "instructions", "tage", "history", "used", "execution", "hardware", "more" ], "member_paper_ids": [ "2003__branch-predictor-design-and-performance-estimation-for-a-high-performance-embedded-microprocesso__10-1145-1119772-1119880-5f404066", "2008__branch-prediction-for-network-processors__10-1109-icm-2008-5393519-395a70d7", "2009__field-based-branch-prediction-for-packet-processing-engines__10-1109-icpads-2009-120-82315c38", "2009__the-new-kind-structure-design-and-research-of-loop-and-b-cache-based-on-gas-branch-prediction__10-1109-csie-2009-245-6193aa7c", "2010__design-of-a-branch-prediction-unit-of-a-microprocessor-based-on-superscalar-architecture-using-v__10-1109-iccet-2010-5485221-06e65710", "2010__design-of-a-register-update-unit-and-a-branch-prediction-unit-of-a-microprocessor-based-on-super__10-1109-icetc-2010-5529339-5bf113b9", "2010__the-research-and-design-of-branch-prediction-based-on-multicore-heterogeneous__10-1109-iccsit-2010-5564921-997b9360", "2011__the-study-of-hierarchical-branch-prediction-architecture__10-1109-cse-2011-18-d6631848", "2013__low-cost-high-performance-branch-predictors-for-soft-processors__10-1109-fpl-2013-6645536-b543f02f", "2014__advanced-branch-predictors-for-soft-processors__10-1109-reconfig-2014-7032495-6187de30", "2015__performance-improvement-using-two-level-branch-predictor-on-the-mobile-processor__10-1109-icce-tw-2015-7217014-c9ceb9e9", "2017__a-high-performance-branch-predictor-design-considering-memory-capacity-limitations__10-1109-cirsyssim-2017-8023180-611139e0", "2017__bpsim-an-integrated-missrate-area-and-power-simulator-for-branch-predictor__10-1109-mocast-2017-7937661-c96c8ebc", "2017__design-implementation-and-performance-comparison-of-different-branch-predictors-on-pipelined-cpu__10-1109-iccece-2017-8526196-b2027536", "2017__design-space-exploration-of-tage-branch-predictor-with-ultra-small-ram__10-1145-3060403-3060423-6d62ae31", "2017__effective-optimization-of-branch-predictors-through-lightweight-simulation__10-1109-iccd-2017-114-b109a13e", "2017__performance-of-branch-predictors-of-a-cpu__10-1109-icoei-2017-8300981-e5b9a77c", "2017__simplebp-a-lightweight-branch-prediction-simulator-for-effective-design-exploration__10-1109-nas-2017-8026877-a3af25f7", "2019__a-branch-predictor-design-to-improve-prediction-rate-by-reducing-index-aliasing-in-application-p__10-1109-icts-2019-8850959-1138c5e4", "2019__an-efficient-implementation-of-a-tage-branch-predictor-for-soft-processors-on-fpga__10-1109-mcsoc-2019-00023-94f96076", "2019__comparing-branch-predictors-for-distributed-controlled-coarse-grained-reconfigurable-arrays__10-1109-iccsn-2019-8905283-73e1edcb", "2019__reduced-hardware-hybrid-branch-predictor-design-simulation-analysis__10-1109-icscc-2019-8843638-40db018d", "2020__a-dynamic-branch-predictor-based-on-parallel-structure-of-srnn__10-1109-access-2020-2992643-32b611a9", "2020__a-reconfigurable-branch-predictor-for-spatial-computing-architectures__10-1145-3408127-3408168-fe919933", "2021__design-of-a-high-performance-branch-predictor-based-on-global-history-considering-hardware-cost__10-1109-icet51757-2021-9451111-3427fe69", "2022__an-optimized-risc-v-processor-with-five-stage-pipelining-using-tournament-branch-predictor-for-e__10-1109-discover55800-2022-9974891-f5e9594d", "2022__analysis-and-optimization-of-the-branch-prediction-unit-of-swerv-eh1__10-1109-asid56930-2022-9996038-ae1d4108", "2023__mispredtable-a-side-branch-predictor-to-tage-in-multithreading-processors__10-1109-iscas46773-2023-10181591-e1d170ed", "2024__llm-based-end-to-end-branch-predictor-optimization-generator__10-1109-asap61560-2024-00050-e07822e0", "2024__out-of-order-and-recursive-ras-a-return-address-stack-design-on-high-performance-processor__10-1109-asap61560-2024-00031-d25d3b47", "2025__design-of-a-hybrid-branch-prediction-architecture-for-risc-v-processors__10-1109-icccas65806-2025-11102589-2fc3bc4e", "2025__research-and-design-of-a-dynamic-branch-predictor-based-on-the-risc-v-instruction-set__10-1109-isset66828-2025-11184914-48183f25", "2026__enhancing-branch-prediction-accuracy-and-efficiency-in-risc-v-processors-using-novelbp__10-1109-les-2026-3656681-10246ca4", "2026__vla-tage-a-power-efficient-branch-predictor-with-vector-loop-awareness__10-1109-lca-2026-3669169-41b95047" ] }, { "cluster_id": "power_embedded:0", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "label": "Embedded BTB / Branch-Address Power Reduction", "size": 6, "year_min": 2000, "year_max": 2011, "best_scope_k": 3, "scope_silhouette_cosine": 0.22279459667777868, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "power", "embedded", "btb", "consumption", "power consumption", "instruction", "information", "university", "been", "cache" ], "member_paper_ids": [ "2000__offline-program-re-mapping-to-improve-branch-prediction-efficiency-in-embedded-systems__10-1145-368434-368588-f5856893", "2003__low-power-branch-target-buffer-for-application-specific-embedded-processors__10-1109-dsd-2003-1231918-e0c9da46", "2006__power-efficient-branch-prediction-through-early-identification-of-branch-addresses__10-1145-1176760-1176782-9ede60e6", "2010__low-power-branch-prediction-for-embedded-application-processors__10-1145-1840845-1840860-0974f54e", "2010__low-power-branch-predictor-for-embedded-processors__10-1109-cit-2010-59-410a5318", "2011__impact-of-inaccurate-design-of-branch-predictors-on-processors-power-consumption__10-1109-dasc-2011-73-3fc6641b" ] }, { "cluster_id": "power_embedded:1", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "label": "Loop-Based Leakage Energy Control", "size": 2, "year_min": 2004, "year_max": 2007, "best_scope_k": 3, "scope_silhouette_cosine": 0.22279459667777868, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "leakage", "energy", "leakage energy", "carbondale", "illinois", "entries", "zhang", "southern", "university", "accuracy" ], "member_paper_ids": [ "2004__loop-based-leakage-control-for-branch-predictors__10-1145-1023833-1023855-26c4906c", "2007__reducing-branch-predictor-leakage-energy-by-exploiting-loops__10-1145-1234675-1234678-45eaa60f" ] }, { "cluster_id": "power_embedded:2", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "label": "Embedded Forth Core Outlier", "size": 3, "year_min": 2013, "year_max": 2014, "best_scope_k": 3, "scope_silhouette_cosine": 0.22279459667777868, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "cache", "locking", "embedded", "forth", "instructions", "path", "cache locking", "core", "execution", "instruction" ], "member_paper_ids": [ "2013__an-embedded-forth-core-with-floating-point-and-branch-prediction__10-1109-mwscas-2013-6674834-c5d61260", "2013__pseudo-dual-path-processing-to-reduce-the-branch-misprediction-penalty-in-embedded-processors__10-1109-asicon-2013-6811990-f31e4b43", "2014__branch-prediction-directed-dynamic-instruction-cache-locking-for-embedded-systems__10-1145-2660492-49c41ec3" ] }, { "cluster_id": "security:0", "scope": "security", "scope_label": "Security / Side-Channel", "label": "Branch Predictor Side Channels and Mitigations", "size": 41, "year_min": 2007, "year_max": 2026, "best_scope_k": 2, "scope_silhouette_cosine": 0.3137415428921291, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "attacks", "execution", "security", "attack", "such", "target", "hardware", "transient", "university", "against" ], "member_paper_ids": [ "2007__augmenting-branch-predictor-to-secure-program-execution__10-1109-dsn-2007-19-16cd2d91", "2007__countermeasures-against-branch-target-buffer-attacks__10-1109-fdtc-2007-4318987-e0e003a5", "2007__on-the-power-of-simple-branch-prediction-analysis__10-1145-1229285-1266999-fe83c6a6", "2014__the-micro-architectural-support-countermeasures-against-the-branch-prediction-analysis-attack__10-1109-trustcom-2014-38-31cf2255", "2015__covert-channels-through-branch-predictors__10-1145-2768566-2768571-31c44349", "2016__jump-over-aslr-attacking-branch-predictors-to-bypass-aslr__10-1109-micro-2016-7783743-88224e5e", "2016__understanding-and-mitigating-covert-channels-through-branch-predictors__10-1145-2870636-759c72b7", "2017__inferring-fine-grained-control-flow-inside-sgx-enclaves-with-branch-shadowing__missing-ea21841d", "2018__branchscope__10-1145-3173162-3173204-b5320a62", "2018__detecting-code-reuse-attacks-with-branch-prediction__10-1109-mc-2018-2141035-8d55af9c", "2019__jumpswitches-restoring-the-performance-of-indirect-branches-in-the-era-of-spectre__missing-ea21841d", "2020__branch-prediction-attack-on-blinded-scalar-multiplication__10-1109-tc-2019-2958611-5e5b699a", "2020__exploring-branch-predictors-for-constructing-transient-execution-trojans__10-1145-3373376-3378526-c69a5d7a", "2021__a-lightweight-isolation-mechanism-for-secure-branch-predictors__10-1109-dac18074-2021-9586178-c7644bfe", "2021__leaking-secrets-through-modern-branch-predictor-in-the-speculative-world__10-1109-tc-2021-3122830-d23eeff3", "2021__sempe-secure-multi-path-execution-architecture-for-removing-conditional-branch-side-channels__10-1109-dac18074-2021-9586183-41ed6cce", "2022__branch-history-injection-on-the-effectiveness-of-hardware-mitigations-against-cross-privilege-sp__missing-ea21841d", "2022__hybp-hybrid-isolation-randomization-secure-branch-predictor__10-1109-hpca53966-2022-00033-c5953521", "2022__lightweight-and-secure-branch-predictors-against-spectre-attacks__10-1109-asp-dac52403-2022-9712481-68e0c5e2", "2022__research-on-security-technology-of-processor-branch-prediction__10-1109-ccpqt56151-2022-00010-07a331f0", "2022__stbpu-a-reasonably-secure-branch-prediction-unit__10-1109-dsn53405-2022-00023-213c7efe", "2023__all-your-pc-are-belong-to-us-exploiting-non-control-transfer-instruction-btb-updates-for-dynamic__10-1145-3579371-3589100-760f92e0", "2023__beknight-guarding-against-information-leakage-in-speculatively-updated-branch-predictors__10-1109-iccad57390-2023-10323658-df8ff33d", "2023__half-half-demystifying-intels-directional-branch-predictors-for-fast-secure-partitioned-executio__10-1109-sp46215-2023-10179415-317cc12e", "2023__inception-exposing-new-attack-surfaces-with-training-in-transient-execution__missing-ea21841d", "2023__you-cannot-always-win-the-race-analyzing-mitigations-for-branch-target-prediction-attacks__10-1109-eurosp57164-2023-00046-41c92f92", "2024__autoguard-a-secure-implementation-of-the-conditional-branch-instruction__10-1109-asianhost63913-2024-10838481-e77b75ce", "2024__indirector-high-precision-branch-target-injection-attacks-exploiting-the-indirect-branch-predict__missing-ea21841d", "2024__modeling-derivation-and-automated-analysis-of-branch-predictor-security-vulnerabilities__10-1109-hpca57654-2024-00038-0486a1f4", "2024__pathfinder-high-resolution-control-flow-attacks-exploiting-the-conditional-branch-predictor__10-1145-3620666-3651382-27077d7b", "2024__reverse-engineering-branch-prediction-capabilities-in-modern-micro-architectures__10-1109-secdev61143-2024-00025-d0f93c53", "2025__a-low-cost-secure-branch-predictor-to-mitigate-the-speculative-attacks-by-disrupting-setup-phase__10-1109-tvlsi-2025-3569219-729d272d", "2025__a-survey-of-side-channel-attacks-on-branch-prediction-units__10-1145-3734218-34bd07a3", "2025__branchgauge-modeling-and-quantifying-side-channel-leakage-in-randomization-based-secure-branch-p__10-1145-3708821-3736198-2cedb235", "2025__exploiting-inaccurate-branch-history-in-side-channel-attacks__missing-ea21841d", "2025__hsbp-a-hybrid-secure-branch-predictor-design-against-transient-execution-attacks__10-1109-cisce65916-2025-11065647-b74b4459", "2025__index-randomization-with-dual-sram-puf-for-spectre-mitigation-in-risc-v-branch-predictors__10-1109-isaeece66033-2025-11160208-b6a51e9e", "2025__systematic-analysis-of-moving-target-defenses-for-branch-prediction-attacks__10-1109-tdsc-2025-3580445-1177fee2", "2025__unveiling-and-evaluating-vulnerabilities-in-branch-predictors-via-a-three-step-modeling-methodol__10-1145-3711923-d02e147d", "2026__cibpu-a-conflict-invisible-secure-branch-prediction-unit__10-1109-tifs-2026-3683289-d4363d78", "2026__microarchitectural-espionage-fpga-based-security-analysis-of-branch-prediction-in-risc-v-out-of__10-1109-isdfs69419-2026-11459082-3684cee2" ] }, { "cluster_id": "security:1", "scope": "security", "scope_label": "Security / Side-Channel", "label": "Return Stack Buffer Attacks and Defenses", "size": 8, "year_min": 2004, "year_max": 2024, "best_scope_k": 2, "scope_silhouette_cosine": 0.3137415428921291, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "return", "attack", "address", "stack", "attacks", "execution", "return address", "buffer", "speculative", "rsb" ], "member_paper_ids": [ "2004__repairing-return-address-stack-for-buffer-overflow-protection__10-1145-977091-977139-257e135e", "2005__a-reliable-return-address-stack__10-1145-1055626-1055637-c95f5b90", "2018__ret2spec__10-1145-3243734-3243761-dd80b890", "2018__spectre-returns-speculation-attacks-using-the-return-stack-buffer__missing-ea21841d", "2019__high-efficiency-low-noise-meltdown-attack-by-using-a-return-stack-buffer__10-1145-3321705-3331009-8c7e2bfd", "2019__reinforcing-meltdown-attack-by-using-a-return-stack-buffer__10-1109-access-2019-2961158-22f7e100", "2022__retbleed-arbitrary-speculative-code-execution-with-return-instructions__missing-ea21841d", "2024__spectre-returns-speculation-attacks-using-the-return-stack-buffer__10-1109-mdat-2024-3352537-9a0f0025" ] }, { "cluster_id": "simulator_fpga:0", "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "label": "Pipeline Simulator and FPGA Implementation", "size": 2, "year_min": 2019, "year_max": 2026, "best_scope_k": 2, "scope_silhouette_cosine": 0.15094885217023096, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "instruction", "simulator", "execution", "pipeline", "pipelined", "mars", "hazards", "computer", "hazard", "mips" ], "member_paper_ids": [ "2019__pipelined-mips-simulation-a-plug-in-to-mars-simulator-for-supporting-pipeline-simulation-and-bra__10-1109-tale48000-2019-9225934-7e278015", "2026__five-stage-pipeline-simulator-in-c-forwarding-and-branch-prediction__10-1109-iatmsi68868-2026-11465534-d33c7199" ] }, { "cluster_id": "simulator_fpga:1", "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "label": "RISC-V / FPGA Predictor Validation", "size": 6, "year_min": 1998, "year_max": 2026, "best_scope_k": 2, "scope_silhouette_cosine": 0.15094885217023096, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "risc-v", "instruction", "instructions", "core", "validation", "convolution", "computer", "processing", "implementation", "simulator" ], "member_paper_ids": [ "1998__retrospective-a-study-of-branch-prediction-strategies__10-1145-285930-285940-a1270d8a", "2024__optimizing-convolutional-image-processing-on-risc-v-using-branch-prediction-on-fpga__10-1109-tencon61640-2024-10902699-c8e58d8a", "2025__design-of-a-dual-issue-superscalar-risc-v-core-with-dynamic-branch-prediction__10-1109-icstcc66753-2025-11240247-ae8c4a53", "2025__fpga-implementation-of-a-pipelined-rv32im-processor-with-dynamic-branch-prediction__10-1109-elexcom67950-2025-11451255-49928411", "2025__lunaiss-a-risc-v-simulator-for-branch-predictor-validation-and-interval-based-profiling__10-1109-isocc66390-2025-11329543-34d0cc00", "2026__ml-guided-branch-predictor-optimization-for-embedded-risc-v-socs__10-1109-les-2026-3673369-794fed6c" ] }, { "cluster_id": "software_static_wcet:0", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "label": "Program Trace Compression and Debugging", "size": 2, "year_min": 2010, "year_max": 2014, "best_scope_k": 6, "scope_silhouette_cosine": 0.2608588188774209, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "debugging", "software", "program", "embedded", "trace", "systems", "tracing", "execution", "program execution", "time" ], "member_paper_ids": [ "2010__real-time-unobtrusive-program-execution-trace-compression-using-branch-predictor-events__10-1145-1878921-1878938-71d254cb", "2014__using-branch-predictors-and-variable-encoding-for-on-the-fly-program-tracing__10-1109-tc-2012-267-4c51aafb" ] }, { "cluster_id": "software_static_wcet:1", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "label": "Historical MIPS / Branch Prediction Retrospective", "size": 2, "year_min": 2016, "year_max": 2023, "best_scope_k": 6, "scope_silhouette_cosine": 0.2608588188774209, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "mips", "hardware", "loop", "instruction", "ldb", "hps", "simple", "outcomes", "software", "instructions" ], "member_paper_ids": [ "2016__common-bonds-mips-hps-two-level-branch-prediction-and-compressed-code-risc-processor__10-1109-mm-2016-66-337a2aae", "2023__by-software-branch-prediction-in-loops__10-1109-lca-2023-3304613-7880472e" ] }, { "cluster_id": "software_static_wcet:2", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "label": "WCET and Timing Predictability", "size": 4, "year_min": 2009, "year_max": 2019, "best_scope_k": 6, "scope_silhouette_cosine": 0.2608588188774209, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "wcet", "analysis", "bounds", "systems", "static", "execution", "time", "dynamic", "analyses", "execution time" ], "member_paper_ids": [ "2009__branch-target-buffers-wcet-analysis-framework-and-timing-predictability__10-1109-rtcsa-2009-8-2606a385", "2011__wcet-driven-branch-prediction-aware-code-positioning__10-1145-2038698-2038724-367bcc0a", "2015__persistence-based-branch-misprediction-bounds-for-wcet-analysis__10-1145-2695664-2695728-f19dde2e", "2019__evaluating-software-diversity-in-branch-prediction-analyses-for-static-wcet-estimation__10-1109-rtcsa-2019-8864568-0c04c9a1" ] }, { "cluster_id": "software_static_wcet:3", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "label": "Static Prediction and Compiler Control-Flow Techniques", "size": 8, "year_min": 1992, "year_max": 2009, "best_scope_k": 6, "scope_silhouette_cosine": 0.2608588188774209, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "execution", "instructions", "instruction", "program", "value", "guarded", "conditional", "dynamic", "guarded execution", "code" ], "member_paper_ids": [ "1992__predicting-conditional-branch-directions-from-previous-runs-of-a-program__10-1145-143365-143493-88363ab5", "1993__branch-prediction-for-free__10-1145-173262-155119-5156d20b", "1993__experiments-with-low-level-speculative-computation-based-on-multiple-branch-prediction__10-1109-92-238440-19fa0b10", "1994__guarded-execution-and-branch-prediction-in-dynamic-ilp-processors__10-1145-192007-192022-b7264fcb", "1994__minimizing-branch-misprediction-penalties-for-superpipelined-processors__10-1145-192724-192743-741951cd", "1995__accurate-static-branch-prediction-by-value-range-propagation__10-1145-223428-207117-cf8f2279", "2000__compiler-controlled-value-prediction-using-branch-predictor-based-confidence__10-1145-360128-360164-86019f23", "2009__dynamic-analysis-of-branch-mispredictions-in-ada__10-1145-1653616-1647439-4d5d352a" ] }, { "cluster_id": "software_static_wcet:4", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "label": "Interpreter Indirect-Branch Prediction", "size": 3, "year_min": 2003, "year_max": 2015, "best_scope_k": 6, "scope_silhouette_cosine": 0.2608588188774209, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "interpreters", "indirect", "interpreter", "accuracy", "code", "techniques", "section", "execution", "languages", "implementation" ], "member_paper_ids": [ "2003__optimizing-indirect-branch-prediction-accuracy-in-virtual-machine-interpreters__10-1145-780822-781162-77e29db1", "2007__optimizing-indirect-branch-prediction-accuracy-in-virtual-machine-interpreters__10-1145-1286821-1286828-d7a7dcf8", "2015__branch-prediction-and-the-performance-of-interpreters-x2014-don-t-trust-folklore__10-1109-cgo-2015-7054191-6aa483aa" ] }, { "cluster_id": "software_static_wcet:5", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "label": "Branch-History-Guided Symbolic Execution", "size": 2, "year_min": 2017, "year_max": 2018, "best_scope_k": 6, "scope_silhouette_cosine": 0.2608588188774209, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "software", "testing", "execution", "program", "test", "search", "symbolic", "dynamic", "input", "code" ], "member_paper_ids": [ "2017__a-branch-history-directed-heuristic-search-for-effective-binary-level-dynamic-symbolic-execution__10-1109-access-2017-2706943-7ade6390", "2018__perdice-towards-discovering-software-inefficiencies-leading-to-cache-misses-and-branch-mispredic__10-1109-compsac-2018-00044-3fcc8e7a" ] }, { "cluster_id": "testing_verification:0", "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "label": "Functional BPU / BTB Fault Testing", "size": 7, "year_min": 2000, "year_max": 2015, "best_scope_k": 2, "scope_silhouette_cosine": 0.4352386206677941, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "test", "functional", "approach", "units", "faults", "bpu", "memory", "instruction", "program", "test program" ], "member_paper_ids": [ "2000__formal-verification-of-superscale-microprocessors-with-multicycle-functional-units-exception-and__10-1145-337292-337331-ed44733d", "2011__on-the-functional-test-of-branch-prediction-units-based-on-branch-history-table__10-1109-vlsisoc-2011-6081650-32ebe19b", "2012__a-sbst-strategy-to-test-microprocessors-branch-target-buffer__10-1109-ddecs-2012-6219079-6fdadb0d", "2013__on-the-functional-test-of-the-btb-logic-in-pipelined-and-superscalar-processors__10-1109-latw-2013-6562677-92ce012d", "2014__on-the-in-field-test-of-branch-prediction-units-using-the-correlated-predictor-mechanism__10-1109-ddecs-2014-6868811-e3a0a4ab", "2015__bpgen-functional-verification-of-branch-misprediction-recovery-logic-via-adl__10-1109-iccps-2015-7454082-414ecbd9", "2015__on-the-functional-test-of-branch-prediction-units__10-1109-tvlsi-2014-2356612-215869b7" ] }, { "cluster_id": "testing_verification:1", "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "label": "Return-Stack Hardware Trojan Outlier", "size": 1, "year_min": 2018, "year_max": 2018, "best_scope_k": 2, "scope_silhouette_cosine": 0.4352386206677941, "clustering_vector_source": "full_text_average", "family_mix": {}, "top_terms": [ "hts", "trojan", "ras", "stuck-at", "hardware", "effect", "logic", "payload", "return", "stack" ], "member_paper_ids": [ "2018__stuck-at-0-1-trojans-on-return-address-stack__10-1109-ised-2018-8704090-1c44d833" ] } ], "papers": [ { "paper_id": "1991__branch-history-table-prediction-of-moving-target-branches-due-to-subroutine-returns__10-1145-115952-115957-9d67c9d5", "title": "Branch history table prediction of moving target branches due to subroutine returns", "year": 1991, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 2 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 6, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6267185823655251, "impact_score": 0.5053482524447458, "novelty_score": 0.5949163254511196, "citation_count": 144, "influential_citation_count": null }, { "paper_id": "1991__strategies-for-branch-target-buffers__10-1145-123465-123473-9ad53f50", "title": "Strategies for branch target buffers", "year": 1991, "doi": "10.1145/123465.123473", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 11 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 14, "indirect_ras": 1, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.39093664314620336, "impact_score": 0.7216731452564222, "novelty_score": 0.0, "citation_count": 36, "influential_citation_count": 1 }, { "paper_id": "1991__two-level-adaptive-training-branch-prediction__10-1145-123465-123475-230d1b9a", "title": "Two level adaptive training branch prediction", "year": 1991, "doi": "10.1145/123465.123475", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 22 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 0, "btb_fetch_target": 3, "indirect_ras": 0, "two_level_history": 18, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5216629429819442, "impact_score": 0.7696671861398854, "novelty_score": 0.36411256461427627, "citation_count": 542, "influential_citation_count": 20 }, { "paper_id": "1992__alternative-implementations-of-two-level-adaptive-branch-prediction__10-1145-146628-139709-aa39a6d0", "title": "Alternative implementations of two level adaptive branch prediction", "year": 1992, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 13, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.4206285209892142, "impact_score": 0.8351403351823813, "novelty_score": 0.14214328522361405, "citation_count": 502, "influential_citation_count": null }, { "paper_id": "1992__improving-the-accuracy-of-dynamic-branch-prediction-using-branch-correlation__10-1145-143365-143490-2334de14", "title": "Improving the accuracy of dynamic branch prediction using branch correlation", "year": 1992, "doi": "10.1145/143365.143490", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 10, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.4306994797593653, "impact_score": 0.9077713642150599, "novelty_score": 0.16426884814457934, "citation_count": 365, "influential_citation_count": 18 }, { "paper_id": "1992__predicting-conditional-branch-directions-from-previous-runs-of-a-program__10-1145-143365-143493-88363ab5", "title": "Predicting conditional branch directions from previous runs of a program", "year": 1992, "doi": "10.1145/143365.143493", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 6, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 0 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "software_static_wcet:3", "fine_cluster_label": "Static Prediction and Compiler Control-Flow Techniques", "distance_to_cluster_centroid": 0.0800539836493891, "impact_score": 0.9713596674575867, "novelty_score": 0.17088047526030045, "citation_count": 270, "influential_citation_count": 13 }, { "paper_id": "1993__a-comparison-of-dynamic-branch-predictors-that-use-two-levels-of-branch-history__10-1145-165123-165161-866b202c", "title": "A comparison of dynamic branch predictors that use two levels of branch history", "year": 1993, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 14, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.4022241687154373, "impact_score": 0.9031625494025023, "novelty_score": 0.10170953273323895, "citation_count": 377, "influential_citation_count": null }, { "paper_id": "1993__branch-history-table-indexing-to-prevent-pipeline-bubbles-in-wide-issue-superscalar-processors__10-1109-micro-1993-282752-1e87a50a", "title": "Branch history table indexing to prevent pipeline bubbles in wide issue superscalar processors", "year": 1993, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 10 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6149079847574928, "impact_score": 0.42454900291655573, "novelty_score": 0.5911248457717079, "citation_count": 13, "influential_citation_count": null }, { "paper_id": "1993__branch-prediction-for-free__10-1145-173262-155119-5156d20b", "title": "Branch prediction for free", "year": 1993, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 5, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "software_static_wcet:3", "fine_cluster_label": "Static Prediction and Compiler Control-Flow Techniques", "distance_to_cluster_centroid": 0.06562447058229004, "impact_score": 0.8732339194000038, "novelty_score": 0.0, "citation_count": 287, "influential_citation_count": null }, { "paper_id": "1993__branch-target-buffer-design-and-optimization__10-1109-12-214687-b7b9b366", "title": "Branch target buffer design and optimization", "year": 1993, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 30 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 41, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 23, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.44547908272079617, "impact_score": 0.9663228232088604, "novelty_score": 0.14395319932270623, "citation_count": 146, "influential_citation_count": null }, { "paper_id": "1993__experiments-with-low-level-speculative-computation-based-on-multiple-branch-prediction__10-1109-92-238440-19fa0b10", "title": "Experiments with low level speculative computation based on multiple branch prediction", "year": 1993, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 5, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 4 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "software_static_wcet:3", "fine_cluster_label": "Static Prediction and Compiler Control-Flow Techniques", "distance_to_cluster_centroid": 0.09739713208978706, "impact_score": 0.550083205786687, "novelty_score": 0.3762654687957029, "citation_count": 20, "influential_citation_count": null }, { "paper_id": "1993__increasing-the-instruction-fetch-rate-via-multiple-branch-prediction-and-a-branch-address-cache__10-1145-165939-165956-38590cba", "title": "Increasing the instruction fetch rate via multiple branch prediction and a branch address cache", "year": 1993, "doi": "10.1145/165939.165956", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 9, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5076897557197945, "impact_score": 0.8451711310651366, "novelty_score": 0.30814507412832376, "citation_count": 159, "influential_citation_count": 11 }, { "paper_id": "1993__speculative-execution-and-branch-prediction-on-parallel-machines__10-1145-165939-165958-d89fdbd4", "title": "Speculative execution and branch prediction on parallel machines", "year": 1993, "doi": "10.1145/165939.165958", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6410219594142303, "impact_score": 0.27428822126410923, "novelty_score": 0.6263403711746898, "citation_count": 19, "influential_citation_count": 0 }, { "paper_id": "1994__characterizing-the-impact-of-predicated-execution-on-branch-prediction__10-1145-192724-192755-3ef56388", "title": "Characterizing the impact of predicated execution on branch prediction", "year": 1994, "doi": "10.1145/192724.192755", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 11, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 5, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6253748089747262, "impact_score": 0.4323333177413282, "novelty_score": 0.5919640998102241, "citation_count": 120, "influential_citation_count": 5 }, { "paper_id": "1994__fast-and-accurate-instruction-fetch-and-branch-prediction__10-1145-192007-192011-4ab16ae1", "title": "Fast and accurate instruction fetch and branch prediction", "year": 1994, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 32, "indirect_ras": 1, "two_level_history": 0, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5629152262991949, "impact_score": 0.6069138399874472, "novelty_score": 0.45390098889877206, "citation_count": 92, "influential_citation_count": null }, { "paper_id": "1994__guarded-execution-and-branch-prediction-in-dynamic-ilp-processors__10-1145-192007-192022-b7264fcb", "title": "Guarded execution and branch prediction in dynamic ilp processors", "year": 1994, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 25, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "software_static_wcet:3", "fine_cluster_label": "Static Prediction and Compiler Control-Flow Techniques", "distance_to_cluster_centroid": 0.13421357910457354, "impact_score": 0.30168522912678625, "novelty_score": 0.8122616062971872, "citation_count": 65, "influential_citation_count": null }, { "paper_id": "1994__improving-semi-static-branch-prediction-by-code-replication__10-1145-773473-178252-3c068d62", "title": "Improving semi static branch prediction by code replication", "year": 1994, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 14, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 23 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 6, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5190534662983243, "impact_score": 0.3865336107787755, "novelty_score": 0.35837963075247303, "citation_count": 44, "influential_citation_count": 1 }, { "paper_id": "1994__improving-the-accuracy-of-static-branch-prediction-using-branch-correlation__10-1145-195473-195549-f66e2429", "title": "Improving the accuracy of static branch prediction using branch correlation", "year": 1994, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 20, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 21, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.39146851833153784, "impact_score": 0.8384039299319195, "novelty_score": 0.07807972501024475, "citation_count": 88, "influential_citation_count": null }, { "paper_id": "1994__minimizing-branch-misprediction-penalties-for-superpipelined-processors__10-1145-192724-192743-741951cd", "title": "Minimizing branch misprediction penalties for superpipelined processors", "year": 1994, "doi": "10.1145/192724.192743", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 5, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 1 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "software_static_wcet:3", "fine_cluster_label": "Static Prediction and Compiler Control-Flow Techniques", "distance_to_cluster_centroid": 0.10583177008640277, "impact_score": 0.24366317738397436, "novelty_score": 0.4761520653016268, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "1994__the-effect-of-speculatively-updating-branch-history-on-branch-prediction-accuracy-revisited__10-1145-192724-192756-72dd7973", "title": "The effect of speculatively updating branch history on branch prediction accuracy revisited", "year": 1994, "doi": "10.1145/192724.192756", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 12 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5856604530119827, "impact_score": 0.37538330081140336, "novelty_score": 0.5047129748901573, "citation_count": 64, "influential_citation_count": 5 }, { "paper_id": "1994__the-effects-of-predicated-execution-on-branch-prediction__10-1145-192724-192753-4a496699", "title": "The effects of predicated execution on branch prediction", "year": 1994, "doi": "10.1145/192724.192753", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 11 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 3, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6295735008037033, "impact_score": 0.31844166220618625, "novelty_score": 0.6011884867199506, "citation_count": 69, "influential_citation_count": 1 }, { "paper_id": "1994__the-impact-of-unresolved-branches-on-branch-prediction-scheme-performance__10-1145-192007-192013-0719309a", "title": "The impact of unresolved branches on branch prediction scheme performance", "year": 1994, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 11 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5355347152189762, "impact_score": 0.2913501192516388, "novelty_score": 0.3945883888590763, "citation_count": 21, "influential_citation_count": 0 }, { "paper_id": "1995__a-comparative-analysis-of-schemes-for-correlated-branch-prediction__10-1145-225830-224438-39cc416f", "title": "A comparative analysis of schemes for correlated branch prediction", "year": 1995, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 28 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 8, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.3559287359462586, "impact_score": 0.6835438584754383, "novelty_score": 0.0, "citation_count": 151, "influential_citation_count": 8 }, { "paper_id": "1995__accurate-static-branch-prediction-by-value-range-propagation__10-1145-223428-207117-cf8f2279", "title": "Accurate static branch prediction by value range propagation", "year": 1995, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 4 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 1, "architecture_focus_selected_chunks": 1, "fine_cluster_id": "software_static_wcet:3", "fine_cluster_label": "Static Prediction and Compiler Control-Flow Techniques", "distance_to_cluster_centroid": 0.1316223081213288, "impact_score": 0.347048638542363, "novelty_score": 0.7815746652281419, "citation_count": 122, "influential_citation_count": null }, { "paper_id": "1995__alternative-implementations-of-hybrid-branch-predictors__10-1109-micro-1995-476833-fa41484c", "title": "Alternative implementations of hybrid branch predictors", "year": 1995, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 31 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 22 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6233525917393835, "impact_score": 0.45903285874479394, "novelty_score": 0.5875213555093493, "citation_count": 95, "influential_citation_count": 7 }, { "paper_id": "1995__corpus-based-static-branch-prediction__10-1145-223428-207118-d83caf79", "title": "Corpus based static branch prediction", "year": 1995, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 7, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 18 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 4, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.618920310330156, "impact_score": 0.2677081533772334, "novelty_score": 0.5777837800270681, "citation_count": null, "influential_citation_count": null }, { "paper_id": "1995__evaluating-the-performance-of-dynamic-branch-prediction-schemes-with-bpsim__10-1145-1275165-1275174-f65f5468", "title": "Evaluating the performance of dynamic branch prediction schemes with bpsim", "year": 1995, "doi": "10.1145/1275165.1275174", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 12, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 3, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.7457710398084388, "impact_score": 0.06796266258814443, "novelty_score": 0.8564706320634992, "citation_count": 1, "influential_citation_count": 0 }, { "paper_id": "1995__optimal-2-bit-branch-predictors__10-1109-12-381956-67887724", "title": "Optimal 2 bit branch predictors", "year": 1995, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 7, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5978423324092496, "impact_score": 0.30536098041648285, "novelty_score": 0.5314761605263344, "citation_count": 36, "influential_citation_count": 1 }, { "paper_id": "1995__partial-resolution-in-branch-target-buffers__10-1109-micro-1995-476826-06db1fd2", "title": "Partial resolution in branch target buffers", "year": 1995, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 25, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5477751454856727, "impact_score": 0.4554387421222417, "novelty_score": 0.41394195721427657, "citation_count": 28, "influential_citation_count": null }, { "paper_id": "1995__performance-issues-in-correlated-branch-prediction-schemes__10-1109-micro-1995-476808-100b3ac1", "title": "Performance issues in correlated branch prediction schemes", "year": 1995, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 7, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.52698562236325, "impact_score": 0.29384240226936725, "novelty_score": 0.3758063149559272, "citation_count": 14, "influential_citation_count": null }, { "paper_id": "1995__the-performance-of-counter-and-correlation-based-schemes-for-branch-target-buffers__10-1109-12-477244-70fc779d", "title": "The performance of counter and correlation based schemes for branch target buffers", "year": 1995, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 22 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 13, "indirect_ras": 0, "two_level_history": 12, "hybrid_industrial": 6 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5538045840302817, "impact_score": 0.2510444791299914, "novelty_score": 0.43472668563578487, "citation_count": 6, "influential_citation_count": null }, { "paper_id": "1995__the-role-of-adaptivity-in-two-level-adaptive-branch-prediction__10-1109-micro-1995-476835-de6e7af9", "title": "The role of adaptivity in two level adaptive branch prediction", "year": 1995, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 11 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 6, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5477377765974878, "impact_score": 0.3331024379626834, "novelty_score": 0.4213981106066125, "citation_count": 28, "influential_citation_count": null }, { "paper_id": "1996__an-analysis-of-dynamic-branch-prediction-schemes-on-system-workloads__10-1145-232974-232977-5a40ff70", "title": "An analysis of dynamic branch prediction schemes on system workloads", "year": 1996, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 22 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 14, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.6479827595069523, "impact_score": 0.6976164646099632, "novelty_score": 0.6040795901380259, "citation_count": 67, "influential_citation_count": null }, { "paper_id": "1996__analysis-of-branch-prediction-via-data-compression__10-1145-248208-237171-a6b0ac0c", "title": "Analysis of branch prediction via data compression", "year": 1996, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 30 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 11, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.579609816113903, "impact_score": 0.4158622528319408, "novelty_score": 0.49141992599026924, "citation_count": 136, "influential_citation_count": null }, { "paper_id": "1996__correlation-and-aliasing-in-dynamic-branch-predictors__10-1145-232973-232978-7b250177", "title": "Correlation and aliasing in dynamic branch predictors", "year": 1996, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 12, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.4452556563387583, "impact_score": 0.5507783662589452, "novelty_score": 0.19624828606568304, "citation_count": 107, "influential_citation_count": null }, { "paper_id": "1996__multiple-block-ahead-branch-predictors__10-1145-237090-237169-bdf42c9f", "title": "Multiple block ahead branch predictors", "year": 1996, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5320458033043889, "impact_score": 0.3377044122962416, "novelty_score": 0.37242769514793206, "citation_count": null, "influential_citation_count": null }, { "paper_id": "1996__using-hybrid-branch-predictors-to-improve-branch-prediction-accuracy-in-the-presence-of-context__10-1145-232973-232975-8ba983da", "title": "Using hybrid branch predictors to improve branch prediction accuracy in the presence of context", "year": 1996, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 41 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 16, "hybrid_industrial": 16 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6544246959671933, "impact_score": 0.4311177763330926, "novelty_score": 0.655785739553579, "citation_count": 163, "influential_citation_count": 13 }, { "paper_id": "1997__design-optimization-for-high-speed-per-address-two-level-branch-predictors__10-1109-iccd-1997-628854-a768e25f", "title": "Design optimization for high speed per address two level branch predictors", "year": 1997, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 14, "indirect_ras": 0, "two_level_history": 17, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6852713065070501, "impact_score": 0.11129115382042731, "novelty_score": 0.7235547214325381, "citation_count": null, "influential_citation_count": null }, { "paper_id": "1997__elastic-history-buffer-a-low-cost-method-to-improve-branch-prediction-accuracy__10-1109-iccd-1997-628853-597d82b4", "title": "Elastic history buffer a low cost method to improve branch prediction accuracy", "year": 1997, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 29 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 30, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5842138617988701, "impact_score": 0.2808617864953723, "novelty_score": 0.5015348618984231, "citation_count": 25, "influential_citation_count": 2 }, { "paper_id": "1997__evidence-based-static-branch-prediction-using-machine-learning__10-1145-239912-239923-10af1df0", "title": "Evidence based static branch prediction using machine learning", "year": 1997, "doi": "10.1145/239912.239923", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 7, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 6, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6064493379023699, "impact_score": 0.43843959218410655, "novelty_score": 0.5503854665760771, "citation_count": 154, "influential_citation_count": 9 }, { "paper_id": "1997__implementation-and-analysis-of-path-history-in-dynamic-branch-prediction-schemes__10-1145-263580-263813-333dd11b", "title": "Implementation and analysis of path history in dynamic branch prediction schemes", "year": 1997, "doi": "10.1145/263580.263813", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 30 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 24, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5561324362099644, "impact_score": 0.2599930388621852, "novelty_score": 0.43984089978835705, "citation_count": 11, "influential_citation_count": 0 }, { "paper_id": "1997__improving-the-accuracy-of-history-based-branch-prediction__10-1109-12-588060-3dee66b3", "title": "Improving the accuracy of history based branch prediction", "year": 1997, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 17, "indirect_ras": 4, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5700161506993837, "impact_score": 0.3261586771920061, "novelty_score": 0.4703429607661874, "citation_count": 21, "influential_citation_count": null }, { "paper_id": "1997__instruction-prefetching-using-branch-prediction-information__10-1109-iccd-1997-628926-102efe5a", "title": "Instruction prefetching using branch prediction information", "year": 1997, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 44 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 50, "indirect_ras": 1, "two_level_history": 0, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5861520441302872, "impact_score": 0.5356750787021735, "novelty_score": 0.515229640403074, "citation_count": 52, "influential_citation_count": null }, { "paper_id": "1997__interprocedural-conditional-branch-elimination__10-1145-258916-258929-20a9246d", "title": "Interprocedural conditional branch elimination", "year": 1997, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 19, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6857971155495035, "impact_score": 0.3808140550658492, "novelty_score": 0.7247099064867849, "citation_count": 104, "influential_citation_count": null }, { "paper_id": "1997__pa-8000-a-case-study-of-static-and-dynamic-branch-prediction__10-1109-iccd-1997-628855-a69c58f0", "title": "Pa 8000 a case study of static and dynamic branch prediction", "year": 1997, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 8, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6274350316164073, "impact_score": 0.15293816041000527, "novelty_score": 0.596490340730286, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "1997__partial-resolution-in-branch-target-buffers__10-1109-12-628399-64c9cc30", "title": "Partial resolution in branch target buffers", "year": 1997, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 22 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 27, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5329859322007778, "impact_score": 0.45476749119386656, "novelty_score": 0.3749089659430499, "citation_count": 28, "influential_citation_count": null }, { "paper_id": "1997__trading-conflict-and-capacity-aliasing-in-conditional-branch-predictors__10-1145-264107-264211-6109020f", "title": "Trading conflict and capacity aliasing in conditional branch predictors", "year": 1997, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 28, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6744279320531591, "impact_score": 0.45881402107431163, "novelty_score": 0.6997321868327311, "citation_count": 192, "influential_citation_count": 14 }, { "paper_id": "1998__a-comparison-of-the-effect-of-branch-prediction-on-multithreaded-and-scalar-architectures__10-1145-1216475-1216476-c30d29fd", "title": "A comparison of the effect of branch prediction on multithreaded and scalar architectures", "year": 1998, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.7444337049785525, "impact_score": 0.1583494614400309, "novelty_score": 0.9329805083681586, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "1998__a-study-of-branch-prediction-strategies__10-1145-285930-285980-99054734", "title": "A study of branch prediction strategies", "year": 1998, "doi": "10.1145/285930.285980", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 5, "architecture_focus_selected_chunks": 5, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.4842569912579503, "impact_score": 0.6077100608953153, "novelty_score": 0.2819329273645648, "citation_count": 738, "influential_citation_count": 34 }, { "paper_id": "1998__accurate-indirect-branch-prediction__10-1145-279361-279380-b14a7646", "title": "Accurate indirect branch prediction", "year": 1998, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 41, "two_level_history": 2, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5337992549526466, "impact_score": 0.4259945109052752, "novelty_score": 0.3907756401232442, "citation_count": 95, "influential_citation_count": null }, { "paper_id": "1998__alternative-implementations-of-two-level-adaptive-branch-prediction__10-1145-285930-286004-253f673c", "title": "Alternative implementations of two level adaptive branch prediction", "year": 1998, "doi": "10.1145/285930.286004", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 11, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.43046120903830276, "impact_score": 0.5354965160948861, "novelty_score": 0.16374537526067498, "citation_count": 226, "influential_citation_count": 14 }, { "paper_id": "1998__branch-prediction-based-on-universal-data-compression-algorithms__10-1145-279361-279370-25c5a6fe", "title": "Branch prediction based on universal data compression algorithms", "year": 1998, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 7 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6407401675668609, "impact_score": 0.2800351902874161, "novelty_score": 0.6257212838174794, "citation_count": 25, "influential_citation_count": 3 }, { "paper_id": "1998__implementation-and-analysis-of-path-history-in-dynamic-branch-prediction-schemes__10-1109-12-707596-8616e50b", "title": "Implementation and analysis of path history in dynamic branch prediction schemes", "year": 1998, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 29 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 27, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5589411290735382, "impact_score": 0.22594756002109737, "novelty_score": 0.4460115050005295, "citation_count": 8, "influential_citation_count": null }, { "paper_id": "1998__retrospective-a-study-of-branch-prediction-strategies__10-1145-285930-285940-a1270d8a", "title": "Retrospective a study of branch prediction strategies", "year": 1998, "doi": "10.1145/285930.285940", "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 2 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 1, "architecture_focus_selected_chunks": 1, "fine_cluster_id": "simulator_fpga:1", "fine_cluster_label": "RISC-V / FPGA Predictor Validation", "distance_to_cluster_centroid": 0.18082719234651967, "impact_score": 0.85, "novelty_score": 1.0, "citation_count": 738, "influential_citation_count": 34 }, { "paper_id": "1998__retrospective-alternative-implementations-of-two-level-adaptive-training-branch-prediction__10-1145-285930-285964-8f8afdd2", "title": "Retrospective alternative implementations of two level adaptive training branch prediction", "year": 1998, "doi": "10.1145/285930.285964", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 25 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 2, "two_level_history": 20, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6832403044243975, "impact_score": 0.1540063064290833, "novelty_score": 0.7190926771130312, "citation_count": 13, "influential_citation_count": 0 }, { "paper_id": "1998__variable-length-path-branch-prediction__10-1145-291069-291042-dcc0fae6", "title": "Variable length path branch prediction", "year": 1998, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 18 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 4, "two_level_history": 12, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6302326984627589, "impact_score": 0.3256053458870757, "novelty_score": 0.6026367221477447, "citation_count": 62, "influential_citation_count": null }, { "paper_id": "1999__branch-prediction-instruction-window-size-and-cache-size-performance-trade-offs-and-simulation-t__10-1109-12-811115-8ab4a648", "title": "Branch prediction instruction window size and cache size performance trade offs and simulation t", "year": 1999, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6515849632704755, "impact_score": 0.1732221216651492, "novelty_score": 0.6879259503723438, "citation_count": null, "influential_citation_count": null }, { "paper_id": "1999__contrasting-branch-characteristics-and-branch-predictor-performance-of-c-and-c-programs__10-1109-pccc-1999-749449-d24c61b6", "title": "Contrasting branch characteristics and branch predictor performance of c and c programs", "year": 1999, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 11, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.681831815812364, "impact_score": 0.14189244798337308, "novelty_score": 0.7159982742741101, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "1999__extending-correlation-in-branch-prediction-schemes__10-1109-eurmic-1999-794506-655c872b", "title": "Extending correlation in branch prediction schemes", "year": 1999, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 29 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 23, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5553158530584761, "impact_score": 0.22107812858615467, "novelty_score": 0.4380468936454658, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "1999__reducing-branch-misprediction-penalties-via-dynamic-control-independence-detection__10-1145-305138-305175-8034ca0d", "title": "Reducing branch misprediction penalties via dynamic control independence detection", "year": 1999, "doi": "10.1145/305138.305175", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 1, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.711635500596724, "impact_score": 0.36126862838669316, "novelty_score": 0.8464166052932479, "citation_count": 51, "influential_citation_count": null }, { "paper_id": "1999__static-correlated-branch-prediction__10-1145-330249-330255-09716f30", "title": "Static correlated branch prediction", "year": 1999, "doi": "10.1145/330249.330255", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 13, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.4390257448955073, "impact_score": 0.38617450087265986, "novelty_score": 0.18256137692668112, "citation_count": 34, "influential_citation_count": 4 }, { "paper_id": "1999__tuning-branch-predictors-to-support-java-method-invocation__missing-ea21841d", "title": "Tuning branch predictors to support java method invocation", "year": 1999, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 0, "two_level_history": 10, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.635301262354582, "impact_score": 0.0742745790050063, "novelty_score": 0.6137721891739673, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "1999__walk-time-address-adjustment-for-improving-the-accuracy-of-dynamic-branch-prediction__10-1109-12-769430-76e8b8e4", "title": "Walk time address adjustment for improving the accuracy of dynamic branch prediction", "year": 1999, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.6416716862890881, "impact_score": 0.19718480502429722, "novelty_score": 0.6277677996032238, "citation_count": 6, "influential_citation_count": null }, { "paper_id": "2000__compiler-controlled-value-prediction-using-branch-predictor-based-confidence__10-1145-360128-360164-86019f23", "title": "Compiler controlled value prediction using branch predictor based confidence", "year": 2000, "doi": "10.1145/360128.360164", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 5, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 4 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "software_static_wcet:3", "fine_cluster_label": "Static Prediction and Compiler Control-Flow Techniques", "distance_to_cluster_centroid": 0.10827440800123056, "impact_score": 0.28182476797482864, "novelty_score": 0.5050788299009341, "citation_count": 18, "influential_citation_count": null }, { "paper_id": "2000__completion-time-multiple-branch-prediction-for-enhancing-trace-cache-performance__10-1145-342001-339654-b22db17c", "title": "Completion time multiple branch prediction for enhancing trace cache performance", "year": 2000, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 16, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.621620904573891, "impact_score": 0.35494762583652445, "novelty_score": 0.608842173634275, "citation_count": 27, "influential_citation_count": null }, { "paper_id": "2000__formal-verification-of-superscale-microprocessors-with-multicycle-functional-units-exception-and__10-1145-337292-337331-ed44733d", "title": "Formal verification of superscale microprocessors with multicycle functional units exception and", "year": 2000, "doi": "10.1145/337292.337331", "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 7, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "testing_verification:0", "fine_cluster_label": "Functional BPU / BTB Fault Testing", "distance_to_cluster_centroid": 0.22134427761342668, "impact_score": 0.6943060083318925, "novelty_score": 1.0, "citation_count": 116, "influential_citation_count": 5 }, { "paper_id": "2000__offline-program-re-mapping-to-improve-branch-prediction-efficiency-in-embedded-systems__10-1145-368434-368588-f5856893", "title": "Offline program re mapping to improve branch prediction efficiency in embedded systems", "year": 2000, "doi": "10.1145/368434.368588", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 10, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "power_embedded:0", "fine_cluster_label": "Embedded BTB / Branch-Address Power Reduction", "distance_to_cluster_centroid": 0.15153654608957523, "impact_score": 0.4137476696351468, "novelty_score": 1.0, "citation_count": 1, "influential_citation_count": 0 }, { "paper_id": "2000__the-impact-of-delay-on-the-design-of-branch-predictors__10-1145-360128-360137-e13ad905", "title": "The impact of delay on the design of branch predictors", "year": 2000, "doi": "10.1145/360128.360137", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 22, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.7662583415712783, "impact_score": 0.41086955037993944, "novelty_score": 0.9014805556050396, "citation_count": 151, "influential_citation_count": 13 }, { "paper_id": "2000__using-profiling-to-reduce-branch-misprediction-costs-on-a-dynamically-scheduled-processor__10-1145-335231-335251-8122b972", "title": "Using profiling to reduce branch misprediction costs on a dynamically scheduled processor", "year": 2000, "doi": "10.1145/335231.335251", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.7463256919487249, "impact_score": 0.17610781514538804, "novelty_score": 0.857689184448553, "citation_count": 13, "influential_citation_count": 1 }, { "paper_id": "2001__understanding-branches-and-designing-branch-predictors-for-high-performance-microprocessors__10-1109-5-964441-03cc97b1", "title": "Understanding branches and designing branch predictors for high performance microprocessors", "year": 2001, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 5, "two_level_history": 1, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.5249389250551094, "impact_score": 0.30199538179339297, "novelty_score": 0.37130978874576626, "citation_count": 27, "influential_citation_count": null }, { "paper_id": "2002__design-tradeoffs-for-the-alpha-ev8-conditional-branch-predictor__10-1145-545214-545249-48c7ec39", "title": "Design tradeoffs for the alpha ev8 conditional branch predictor", "year": 2002, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 43 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 1, "two_level_history": 8, "hybrid_industrial": 25 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.6272065806299423, "impact_score": 0.6375685282443998, "novelty_score": 0.5226245510634733, "citation_count": 147, "influential_citation_count": null }, { "paper_id": "2002__difficult-path-branch-prediction-using-subordinate-microthreads__10-1145-545214-545250-c44d266f", "title": "Difficult path branch prediction using subordinate microthreads", "year": 2002, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 1, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6935078010578367, "impact_score": 0.33241489764731635, "novelty_score": 0.7985723877383156, "citation_count": 47, "influential_citation_count": null }, { "paper_id": "2002__dynamic-branch-prediction-with-perceptrons__10-1109-hpca-2001-903263-2a26339b", "title": "Dynamic branch prediction with perceptrons", "year": 2002, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 43 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 38, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 18, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.26700734897646383, "impact_score": 0.9879270374950289, "novelty_score": 0.06277940502584954, "citation_count": 406, "influential_citation_count": null }, { "paper_id": "2002__neural-methods-for-dynamic-branch-prediction__10-1145-571637-571639-7120c2eb", "title": "Neural methods for dynamic branch prediction", "year": 2002, "doi": "10.1145/571637.571639", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 28, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 13, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 23, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.22880698251979148, "impact_score": 0.8821193397858911, "novelty_score": 0.0, "citation_count": 197, "influential_citation_count": 19 }, { "paper_id": "2002__predicting-conditional-branch-outcomes-on-a-sobel-edge-detecting-filter__10-1109-icassp-2002-5745328-89aeca3e", "title": "Predicting conditional branch outcomes on a sobel edge detecting filter", "year": 2002, "doi": null, "scope": "application_adjacent", "scope_label": "Application-Adjacent Branch Behavior", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 10, "core_architecture": 2 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "application_adjacent:1", "fine_cluster_label": "Sobel Edge-Detection Branch Behavior", "distance_to_cluster_centroid": 0.0, "impact_score": 0.8076923076923077, "novelty_score": 1.0, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2003__aliasing-and-anti-aliasing-in-branch-history-table-prediction__10-1145-966809-966810-cc126734", "title": "Aliasing and anti aliasing in branch history table prediction", "year": 2003, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 25 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 30, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.8048576136058451, "impact_score": 0.040308174878952684, "novelty_score": 0.9862818780606027, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2003__an-alternative-to-branch-prediction__10-1145-882105-882109-fc93e25b", "title": "An alternative to branch prediction", "year": 2003, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 7, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.7549917573702782, "impact_score": 0.18126450231395655, "novelty_score": 0.9608462480061349, "citation_count": 9, "influential_citation_count": null }, { "paper_id": "2003__branch-prediction-on-demand-an-energy-efficient-solution-microprocessor-architecture__10-1109-lpe-2003-1231933-31d10b15", "title": "Branch prediction on demand an energy efficient solution microprocessor architecture", "year": 2003, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 4, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 8, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 9 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.288428001757708, "impact_score": 0.8861437861838032, "novelty_score": 0.0, "citation_count": 15, "influential_citation_count": null }, { "paper_id": "2003__branch-prediction-on-demand__10-1145-871506-871603-ba88ad00", "title": "Branch prediction on demand", "year": 2003, "doi": "10.1145/871506.871603", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 6, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 3, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 8 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.35663408141752384, "impact_score": 0.6948506743467455, "novelty_score": 0.14031104103405076, "citation_count": 49, "influential_citation_count": 2 }, { "paper_id": "2003__branch-prediction-techniques-for-low-power-vliw-processors__10-1145-764808-764866-5d031437", "title": "Branch prediction techniques for low power vliw processors", "year": 2003, "doi": "10.1145/764808.764866", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 11, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.3852313113819389, "impact_score": 0.5785900849725029, "novelty_score": 0.19914021179140814, "citation_count": 13, "influential_citation_count": 0 }, { "paper_id": "2003__branch-predictor-design-and-performance-estimation-for-a-high-performance-embedded-microprocesso__10-1145-1119772-1119880-5f404066", "title": "Branch predictor design and performance estimation for a high performance embedded microprocesso", "year": 2003, "doi": "10.1145/1119772.1119880", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 8, "simulator_fpga": 3, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.6239884825000672, "impact_score": 0.7368495208560781, "novelty_score": 0.4272575367528696, "citation_count": 1, "influential_citation_count": 0 }, { "paper_id": "2003__customizing-the-branch-predictor-to-reduce-complexity-and-energy-consumption__10-1109-mm-2003-1240209-e045de26", "title": "Customizing the branch predictor to reduce complexity and energy consumption", "year": 2003, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 8, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 7 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.3476265260884329, "impact_score": 0.7537191906967426, "novelty_score": 0.12178102916853709, "citation_count": 27, "influential_citation_count": null }, { "paper_id": "2003__improving-branch-prediction-by-dynamic-dataflow-based-identification-of-correlated-branches-from__10-1145-859618-859655-f74eaaa1", "title": "Improving branch prediction by dynamic dataflow based identification of correlated branches from", "year": 2003, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 5, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 16, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.7105922926029455, "impact_score": 0.2752210962225983, "novelty_score": 0.7791840893876625, "citation_count": 46, "influential_citation_count": null }, { "paper_id": "2003__low-power-branch-target-buffer-for-application-specific-embedded-processors__10-1109-dsd-2003-1231918-e0c9da46", "title": "Low power branch target buffer for application specific embedded processors", "year": 2003, "doi": null, "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 15, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "power_embedded:0", "fine_cluster_label": "Embedded BTB / Branch-Address Power Reduction", "distance_to_cluster_centroid": 0.08759987047325346, "impact_score": 0.7462295632575862, "novelty_score": 0.43472900637164774, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2003__optimizing-indirect-branch-prediction-accuracy-in-virtual-machine-interpreters__10-1145-780822-781162-77e29db1", "title": "Optimizing indirect branch prediction accuracy in virtual machine interpreters", "year": 2003, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 26, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "software_static_wcet:4", "fine_cluster_label": "Interpreter Indirect-Branch Prediction", "distance_to_cluster_centroid": 0.030830364543011246, "impact_score": 0.9456096987739134, "novelty_score": 0.09643309164746584, "citation_count": 61, "influential_citation_count": null }, { "paper_id": "2004__exploring-design-space-of-scalable-per-address-branch-predictors__10-1109-tencon-2004-1414555-f7eef2a7", "title": "Exploring design space of scalable per address branch predictors", "year": 2004, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 37, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.7565600336194136, "impact_score": 0.13066743340625353, "novelty_score": 0.823512361096221, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2004__fast-path-based-neural-branch-prediction__10-1109-micro-2003-1253199-e02b6990", "title": "Fast path based neural branch prediction", "year": 2004, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 47 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 41, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 5 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.3478867820034499, "impact_score": 0.5707508276504663, "novelty_score": 0.1956986190344719, "citation_count": 71, "influential_citation_count": null }, { "paper_id": "2004__loop-based-leakage-control-for-branch-predictors__10-1145-1023833-1023855-26c4906c", "title": "Loop based leakage control for branch predictors", "year": 2004, "doi": "10.1145/1023833.1023855", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 28, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "power_embedded:1", "fine_cluster_label": "Loop-Based Leakage Energy Control", "distance_to_cluster_centroid": 0.01833409647604567, "impact_score": 0.35, "novelty_score": 1.0, "citation_count": 0, "influential_citation_count": 0 }, { "paper_id": "2004__power-aware-branch-prediction-characterization-and-design__10-1109-tc-2004-1261827-da58e1d9", "title": "Power aware branch prediction characterization and design", "year": 2004, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 7, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 7, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.31551886920757344, "impact_score": 0.8859828751201198, "novelty_score": 0.05573033713951422, "citation_count": 57, "influential_citation_count": 10 }, { "paper_id": "2004__power-aware-branch-prediction-techniques__10-1145-988952-989058-fa80d55e", "title": "Power aware branch prediction techniques", "year": 2004, "doi": "10.1145/988952.989058", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 6, "testing_verification": 0, "power_embedded": 11, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.3431716933614033, "impact_score": 0.8342931858222336, "novelty_score": 0.11261671096289264, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2004__prophet-critic-hybrid-branch-prediction__10-1145-1028176-1006722-66ace577", "title": "Prophet critic hybrid branch prediction", "year": 2004, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 13 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.7546973623918314, "impact_score": 0.11842294323541869, "novelty_score": 0.8642609540050109, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2004__repairing-return-address-stack-for-buffer-overflow-protection__10-1145-977091-977139-257e135e", "title": "Repairing return address stack for buffer overflow protection", "year": 2004, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 16, "software_static_wcet": 7, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 11 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:1", "fine_cluster_label": "Return Stack Buffer Attacks and Defenses", "distance_to_cluster_centroid": 0.14403443631992852, "impact_score": 0.755303326583004, "novelty_score": 0.884660996531211, "citation_count": 22, "influential_citation_count": 0 }, { "paper_id": "2005__a-reliable-return-address-stack__10-1145-1055626-1055637-c95f5b90", "title": "A reliable return address stack", "year": 2005, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 12, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "security:1", "fine_cluster_label": "Return Stack Buffer Attacks and Defenses", "distance_to_cluster_centroid": 0.15606912059573808, "impact_score": 0.3945767457080246, "novelty_score": 1.0, "citation_count": 24, "influential_citation_count": null }, { "paper_id": "2005__a-simple-divide-and-conquer-approach-for-neural-class-branch-prediction__10-1109-pact-2005-6-8a053060", "title": "A simple divide and conquer approach for neural class branch prediction", "year": 2005, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 36 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 24, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.4563739144675847, "impact_score": 0.21907787287355246, "novelty_score": 0.3739889932062435, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2005__analysis-of-the-o-geometric-history-length-branch-predictor__10-1145-1080695-1070003-67d00e5a", "title": "Analysis of the o geometric history length branch predictor", "year": 2005, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 60 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 54, "perceptron_neural": 3, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.4025271883681726, "impact_score": 0.9909828720016336, "novelty_score": 0.0, "citation_count": 125, "influential_citation_count": 11 }, { "paper_id": "2005__better-branch-prediction-through-prophet-critic-hybrids__10-1109-mm-2005-5-722a1140", "title": "Better branch prediction through prophet critic hybrids", "year": 2005, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 16 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.7042758137488476, "impact_score": 0.14632271079693082, "novelty_score": 0.7813969629519734, "citation_count": 4, "influential_citation_count": null }, { "paper_id": "2005__code-placement-for-improving-dynamic-branch-prediction-accuracy__10-1145-1064978-1065025-d8c092fb", "title": "Code placement for improving dynamic branch prediction accuracy", "year": 2005, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 9, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 18 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 3, "indirect_ras": 0, "two_level_history": 20, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 15, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.7098404222413511, "impact_score": 0.2177166672983049, "novelty_score": 0.7775322551012217, "citation_count": 24, "influential_citation_count": null }, { "paper_id": "2005__energy-aware-fetch-mechanism-trace-cache-and-btb-customization__10-1109-lpe-2005-195483-be45fb60", "title": "Energy aware fetch mechanism trace cache and btb customization", "year": 2005, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 5, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 25, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.49531687484789844, "impact_score": 0.39970815437812424, "novelty_score": 0.4256041881666566, "citation_count": 11, "influential_citation_count": 1 }, { "paper_id": "2005__fast-branch-misprediction-recovery-in-out-of-order-superscalar-processors__10-1145-1088149-1088156-e228a040", "title": "Fast branch misprediction recovery in out of order superscalar processors", "year": 2005, "doi": "10.1145/1088149.1088156", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6362471203229607, "impact_score": 0.35194765007524925, "novelty_score": 0.6474449674859004, "citation_count": 22, "influential_citation_count": 1 }, { "paper_id": "2005__improved-latency-and-accuracy-for-neural-branch-prediction__10-1145-1062247-1062250-0f5df6ff", "title": "Improved latency and accuracy for neural branch prediction", "year": 2005, "doi": "10.1145/1062247.1062250", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 28, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 15, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.27665709454678256, "impact_score": 0.5318509628322197, "novelty_score": 0.07863803000115059, "citation_count": 19, "influential_citation_count": 3 }, { "paper_id": "2005__improving-branch-prediction-accuracy-with-parallel-conservative-correctors__10-1145-1062261-1062316-3d10c4b4", "title": "Improving branch prediction accuracy with parallel conservative correctors", "year": 2005, "doi": "10.1145/1062261.1062316", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 1, "btb_fetch_target": 0, "indirect_ras": 1, "two_level_history": 7, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.7645593921957428, "impact_score": 0.11624067125040734, "novelty_score": 0.8421195913484684, "citation_count": 1, "influential_citation_count": 0 }, { "paper_id": "2005__merging-path-and-gshare-indexing-in-perceptron-branch-prediction__10-1145-1089008-1089011-70ee056a", "title": "Merging path and gshare indexing in perceptron branch prediction", "year": 2005, "doi": "10.1145/1089008.1089011", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 38 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 38, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 7, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.3919761970670885, "impact_score": 0.4540714809333371, "novelty_score": 0.2681562288003986, "citation_count": 40, "influential_citation_count": 3 }, { "paper_id": "2005__piecewise-linear-branch-prediction__10-1145-1080695-1070002-821132ab", "title": "Piecewise linear branch prediction", "year": 2005, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 56 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 49, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.5525177429405012, "impact_score": 0.38817537614850445, "novelty_score": 0.5319940834265956, "citation_count": 65, "influential_citation_count": null }, { "paper_id": "2005__simulation-differences-between-academia-and-industry-a-branch-prediction-case-study__10-1109-ispass-2005-1430556-269d61ad", "title": "Simulation differences between academia and industry a branch prediction case study", "year": 2005, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 4, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 6 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.7248214615686441, "impact_score": 0.16159014375906017, "novelty_score": 0.8104451024102476, "citation_count": 9, "influential_citation_count": null }, { "paper_id": "2005__the-ieee-siberian-state-university-of-telecommunications-and-informatics-student-branch-history__10-1109-sibedm-2005-195654-38d1ecb0", "title": "The ieee siberian state university of telecommunications and informatics student branch history", "year": 2005, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 0 }, "core_family": "mixed_core_architecture", "core_family_label": "Mixed Core Architecture", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 1, "architecture_focus_selected_chunks": 1, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.8637569105127312, "impact_score": 0.008119610850527564, "novelty_score": 1.0, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2005__unveiling-the-intel-branch-predictors__10-1109-norchp-2005-1597026-d0987f98", "title": "Unveiling the intel branch predictors", "year": 2005, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 1, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.7733038460192826, "impact_score": 0.12933805895260295, "novelty_score": 0.8340291726298642, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2006__area-aware-optimizations-for-resource-constrained-branch-predictors-exploited-in-embedded-proces__10-1109-icsamos-2006-300808-38d6f9c6", "title": "Area aware optimizations for resource constrained branch predictors exploited in embedded proces", "year": 2006, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 8, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 8, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.7836902421939967, "impact_score": 0.16695105682281758, "novelty_score": 0.8866196756292348, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2006__branch-predictor-guided-instruction-decoding__10-1145-1152154-1152186-64df2397", "title": "Branch predictor guided instruction decoding", "year": 2006, "doi": "10.1145/1152154.1152186", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 12 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 16, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.4948117770281516, "impact_score": 0.21158997238367716, "novelty_score": 0.2741563811411625, "citation_count": 3, "influential_citation_count": 0 }, { "paper_id": "2006__controlling-the-power-and-area-of-neural-branch-predictors-for-practical-implementation-in-high__10-1109-sbac-pad-2006-14-8906595a", "title": "Controlling the power and area of neural branch predictors for practical implementation in high", "year": 2006, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 5, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 37 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 26, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.5489481532265229, "impact_score": 0.28216426027513863, "novelty_score": 0.5261277334614946, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2006__evaluating-branch-prediction-using-two-level-perceptron-table__10-1109-pdp-2006-34-d4e2483a", "title": "Evaluating branch prediction using two level perceptron table", "year": 2006, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 45 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 29, "btb_fetch_target": 5, "indirect_ras": 0, "two_level_history": 13, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.47494453754624477, "impact_score": 0.2614719793926814, "novelty_score": 0.4045084037768181, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2006__extending-the-ppm-branch-predictor__10-1109-pdp-2006-36-5e359ba9", "title": "Extending the ppm branch predictor", "year": 2006, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.7401833436777296, "impact_score": 0.0949622392107429, "novelty_score": 0.7732569123717256, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2006__power-efficient-branch-prediction-through-early-identification-of-branch-addresses__10-1145-1176760-1176782-9ede60e6", "title": "Power efficient branch prediction through early identification of branch addresses", "year": 2006, "doi": "10.1145/1176760.1176782", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 13, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 11 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "power_embedded:0", "fine_cluster_label": "Embedded BTB / Branch-Address Power Reduction", "distance_to_cluster_centroid": 0.06355004496429995, "impact_score": 0.8916246709769551, "novelty_score": 0.22210192448182556, "citation_count": 20, "influential_citation_count": 3 }, { "paper_id": "2006__using-indexing-functions-to-reduce-conflict-aliasing-in-branch-prediction-tables__10-1109-tc-2006-133-ffe88f91", "title": "Using indexing functions to reduce conflict aliasing in branch prediction tables", "year": 2006, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 31 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 6, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 8, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.7886270477898367, "impact_score": 0.22367167405814714, "novelty_score": 0.8981031311533066, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2007__a-branch-target-instruction-prefetching-technique-for-improved-performance__10-1109-adcom-2007-101-b76db7da", "title": "A branch target instruction prefetching technique for improved performance", "year": 2007, "doi": "10.1109/adcom.2007.101", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 41, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.41915532907003195, "impact_score": 0.19715217911878766, "novelty_score": 0.07447723554540085, "citation_count": 0, "influential_citation_count": 0 }, { "paper_id": "2007__a-neural-net-branch-predictor-to-reduce-power__10-1109-vlsid-2007-14-64b9c829", "title": "A neural net branch predictor to reduce power", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 9, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 39 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 33, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 15, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.5271353687914777, "impact_score": 0.27101504247025626, "novelty_score": 0.4902800765982432, "citation_count": 6, "influential_citation_count": null }, { "paper_id": "2007__a-study-of-dynamic-branch-predictors-counter-versus-perceptron__10-1109-itng-2007-22-db505cb4", "title": "A study of dynamic branch predictors counter versus perceptron", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 47 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 15, "btb_fetch_target": 3, "indirect_ras": 0, "two_level_history": 30, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.4012082474134354, "impact_score": 0.30921834267945963, "novelty_score": 0.283328403354528, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2007__augmenting-branch-predictor-to-secure-program-execution__10-1109-dsn-2007-19-16cd2d91", "title": "Augmenting branch predictor to secure program execution", "year": 2007, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 20, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.118618837815753, "impact_score": 0.49217809591459666, "novelty_score": 0.41054593471398265, "citation_count": 18, "influential_citation_count": null }, { "paper_id": "2007__branch-misprediction-prediction-complementary-branch-predictors__10-1109-l-ca-2007-13-94c644c0", "title": "Branch misprediction prediction complementary branch predictors", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 22 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 1, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.8298296763713693, "impact_score": 0.12987548716404168, "novelty_score": 0.9939441651185855, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2007__branch-prediction-and-power-reduction-techniques-in-the-clustered-loop-buffer-vliw-architecture__10-1109-pacrim-2007-4313192-c17028db", "title": "Branch prediction and power reduction techniques in the clustered loop buffer vliw architecture", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 5, "testing_verification": 0, "power_embedded": 5, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.5085454677173922, "impact_score": 0.13068996347916026, "novelty_score": 0.452817563370038, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2007__combining-local-and-global-history-hashing-in-perceptron-branch-prediction__10-1109-icis-2007-81-0d0bae5b", "title": "Combining local and global history hashing in perceptron branch prediction", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 56 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 48, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 18, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.42307771338284095, "impact_score": 0.3120043173964689, "novelty_score": 0.31926921202058034, "citation_count": 6, "influential_citation_count": null }, { "paper_id": "2007__computational-and-storage-power-optimizations-for-the-o-gehl-branch-predictor__10-1145-1242531-1242549-d7eca2ff", "title": "Computational and storage power optimizations for the o gehl branch predictor", "year": 2007, "doi": "10.1145/1242531.1242549", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 33 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 38, "perceptron_neural": 2, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.5001717626115392, "impact_score": 0.3586662482417313, "novelty_score": 0.22713009530606026, "citation_count": 7, "influential_citation_count": 0 }, { "paper_id": "2007__countermeasures-against-branch-target-buffer-attacks__10-1109-fdtc-2007-4318987-e0e003a5", "title": "Countermeasures against branch target buffer attacks", "year": 2007, "doi": "10.1109/fdtc.2007.10", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 25, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.162582791380386, "impact_score": 0.3670393076124371, "novelty_score": 0.7427144474227376, "citation_count": 99, "influential_citation_count": null }, { "paper_id": "2007__hardware-efficient-piecewise-linear-branch-predictor__10-1109-vlsid-2007-89-84ab76b6", "title": "Hardware efficient piecewise linear branch predictor", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 19, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.6814552546665851, "impact_score": 0.16999875069073273, "novelty_score": 0.6488118645895715, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2007__improving-branch-prediction-and-predicated-execution-in-out-of-order-processors__10-1109-hpca-2007-346186-e85abb50", "title": "Improving branch prediction and predicated execution in out of order processors", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 10, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.8372926226902149, "impact_score": 0.15766073664768818, "novelty_score": 1.0, "citation_count": 13, "influential_citation_count": null }, { "paper_id": "2007__introducing-entropies-for-representing-program-behavior-and-branch-predictor-performance__10-1145-1281700-1281717-18aa2a6f", "title": "Introducing entropies for representing program behavior and branch predictor performance", "year": 2007, "doi": "10.1145/1281700.1281717", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 3, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.7922080433622479, "impact_score": 0.21463492127116499, "novelty_score": 0.9064328501566908, "citation_count": 11, "influential_citation_count": 1 }, { "paper_id": "2007__on-the-power-of-simple-branch-prediction-analysis__10-1145-1229285-1266999-fe83c6a6", "title": "On the power of simple branch prediction analysis", "year": 2007, "doi": "10.1145/1229285.1266999", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 31, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 11 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.1350231298950062, "impact_score": 0.6545622177952405, "novelty_score": 0.5344881387287964, "citation_count": 301, "influential_citation_count": 16 }, { "paper_id": "2007__optimizing-indirect-branch-prediction-accuracy-in-virtual-machine-interpreters__10-1145-1286821-1286828-d7a7dcf8", "title": "Optimizing indirect branch prediction accuracy in virtual machine interpreters", "year": 2007, "doi": "10.1145/1286821.1286828", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 17, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 21, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "software_static_wcet:4", "fine_cluster_label": "Interpreter Indirect-Branch Prediction", "distance_to_cluster_centroid": 0.026268163169818837, "impact_score": 0.815283224510512, "novelty_score": 0.0, "citation_count": 97, "influential_citation_count": 9 }, { "paper_id": "2007__os-aware-branch-prediction-improving-microprocessor-control-flow-prediction-for-operating-system__10-1109-tc-2007-250619-1255360d", "title": "Os aware branch prediction improving microprocessor control flow prediction for operating system", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 10, "hybrid_industrial": 7 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.8324331156817215, "impact_score": 0.14673670606262262, "novelty_score": 1.0, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2007__reducing-branch-predictor-leakage-energy-by-exploiting-loops__10-1145-1234675-1234678-45eaa60f", "title": "Reducing branch predictor leakage energy by exploiting loops", "year": 2007, "doi": "10.1145/1234675.1234678", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 25, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 5, "architecture_focus_selected_chunks": 5, "fine_cluster_id": "power_embedded:1", "fine_cluster_label": "Loop-Based Leakage Energy Control", "distance_to_cluster_centroid": 0.01833409647604567, "impact_score": 0.5, "novelty_score": 1.0, "citation_count": 9, "influential_citation_count": 1 }, { "paper_id": "2007__reducing-misprediction-penalty-in-the-branch-target-buffer__10-1109-mwscas-2007-4488750-9a329422", "title": "Reducing misprediction penalty in the branch target buffer", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 1, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 27 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 38, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5734779865202018, "impact_score": 0.2560306606089035, "novelty_score": 0.4817791538534776, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2007__rule-selection-in-fuzzy-systems-using-heuristics-and-branch-prediction__10-1109-foci-2007-371534-532e2fe4", "title": "Rule selection in fuzzy systems using heuristics and branch prediction", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.8107023418910679, "impact_score": 0.019809269333577878, "novelty_score": 0.9563008902039174, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2007__towards-an-energy-efficient-branch-prediction-scheme-using-profiling-adaptive-bias-measurement-a__10-1109-dtis-2007-4449485-bd822185", "title": "Towards an energy efficient branch prediction scheme using profiling adaptive bias measurement a", "year": 2007, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 10, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "mixed_core_architecture", "core_family_label": "Mixed Core Architecture", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 5, "architecture_focus_selected_chunks": 5, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.43934562159757784, "impact_score": 0.3749988282997854, "novelty_score": 0.31046218248765456, "citation_count": 6, "influential_citation_count": null }, { "paper_id": "2008__accurate-branch-prediction-for-short-threads__10-1145-1353534-1346298-ecf7f337", "title": "Accurate branch prediction for short threads", "year": 2008, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.6789776649005452, "impact_score": 0.36989395823177035, "novelty_score": 0.6430487671102646, "citation_count": 22, "influential_citation_count": null }, { "paper_id": "2008__address-branch-correlation-a-novel-locality-for-long-latency-hard-to-predict-branches__10-1109-hpca-2008-4658629-2046ff52", "title": "Address branch correlation a novel locality for long latency hard to predict branches", "year": 2008, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 3, "perceptron_neural": 1, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 24, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:1", "fine_cluster_label": "Early Correlation / Two-Level Foundations", "distance_to_cluster_centroid": 0.8111017322729758, "impact_score": 0.0, "novelty_score": 1.0, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2008__an-experimental-study-of-sorting-and-branch-prediction__10-1145-1227161-1370599-ff807a0c", "title": "An experimental study of sorting and branch prediction", "year": 2008, "doi": "10.1145/1227161.1370599", "scope": "application_adjacent", "scope_label": "Application-Adjacent Branch Behavior", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 13, "core_architecture": 7 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "application_adjacent:0", "fine_cluster_label": "Sorting and Microservice Control-Flow Behavior", "distance_to_cluster_centroid": 0.08391853270061822, "impact_score": 0.9593406128596086, "novelty_score": 0.21142881313003478, "citation_count": 14, "influential_citation_count": null }, { "paper_id": "2008__branch-prediction-for-network-processors__10-1109-icm-2008-5393519-395a70d7", "title": "Branch prediction for network processors", "year": 2008, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 2, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 3, "core_architecture": 5 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 6, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 5, "architecture_focus_selected_chunks": 5, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.7556918206111203, "impact_score": 0.42125071386769763, "novelty_score": 0.7177264402762247, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2008__branch-predictor-on-line-evolutionary-system__10-1145-1389095-1389404-e1807084", "title": "Branch predictor on line evolutionary system", "year": 2008, "doi": "10.1145/1389095.1389404", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 5, "architecture_focus_selected_chunks": 5, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.7990424233434614, "impact_score": 0.11902263506558089, "novelty_score": 0.937138698398798, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2008__global-local-hashed-perceptron-branch-prediction__10-1109-itng-2008-258-23143451", "title": "Global local hashed perceptron branch prediction", "year": 2008, "doi": "10.1109/itng.2008.258", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 44 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 44, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 15, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.41250564101300924, "impact_score": 0.2241438142647256, "novelty_score": 0.30189481290268055, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2008__low-power-area-branch-prediction-using-complementary-branch-predictors__10-1109-ipdps-2008-4536323-b48e092c", "title": "Low power area branch prediction using complementary branch predictors", "year": 2008, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 9, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 27 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.5541683021128948, "impact_score": 0.2791484460706645, "novelty_score": 0.5466711820046903, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2008__low-power-high-performance-analog-neural-branch-prediction__10-1109-micro-2008-4771812-a71f90d2", "title": "Low power high performance analog neural branch prediction", "year": 2008, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 4, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 28 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 3, "perceptron_neural": 38, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 15, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.43428158165719954, "impact_score": 0.39369320686361475, "novelty_score": 0.3376819197900203, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2008__mechanism-for-return-stack-and-branch-history-corrections-under-misprediction-in-deep-pipeline-d__10-1109-apcsac-2008-4625446-acd02e48", "title": "Mechanism for return stack and branch history corrections under misprediction in deep pipeline d", "year": 2008, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 1, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 22 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 21, "two_level_history": 4, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6564240216983597, "impact_score": 0.18563241081966636, "novelty_score": 0.7006976185968784, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2008__speculative-return-address-stack-management-revisited__10-1145-1455650-1455654-e47eba15", "title": "Speculative return address stack management revisited", "year": 2008, "doi": "10.1145/1455650.1455654", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 23 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 7, "indirect_ras": 46, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6298204449100424, "impact_score": 0.2725907162383287, "novelty_score": 0.6304831210060976, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2009__a-computation-saving-partial-sum-global-update-scheme-for-perceptron-branch-predictor__10-1109-csie-2009-3-4234ab41", "title": "A computation saving partial sum global update scheme for perceptron branch predictor", "year": 2009, "doi": "10.1109/csie.2009.3", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 16, "perceptron_neural": 21, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 15, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.5942990515254517, "impact_score": 0.12732268271982256, "novelty_score": 0.4460786673857875, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2009__branch-target-buffers-wcet-analysis-framework-and-timing-predictability__10-1109-rtcsa-2009-8-2606a385", "title": "Branch target buffers wcet analysis framework and timing predictability", "year": 2009, "doi": "10.1109/rtcsa.2009.8", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 19, "testing_verification": 1, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 19, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "software_static_wcet:2", "fine_cluster_label": "WCET and Timing Predictability", "distance_to_cluster_centroid": 0.07702340992450607, "impact_score": 0.9154459351372548, "novelty_score": 0.43968113728627506, "citation_count": 16, "influential_citation_count": null }, { "paper_id": "2009__creating-artificial-global-history-to-improve-branch-prediction-accuracy__10-1145-1542275-1542315-974000c2", "title": "Creating artificial global history to improve branch prediction accuracy", "year": 2009, "doi": "10.1145/1542275.1542315", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 31 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 4, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 20, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 27, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.4904637600276932, "impact_score": 0.49227134742129625, "novelty_score": 0.20454840483133113, "citation_count": 14, "influential_citation_count": null }, { "paper_id": "2009__dynamic-analysis-of-branch-mispredictions-in-ada__10-1145-1653616-1647439-4d5d352a", "title": "Dynamic analysis of branch mispredictions in ada", "year": 2009, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 1, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "software_static_wcet:3", "fine_cluster_label": "Static Prediction and Compiler Control-Flow Techniques", "distance_to_cluster_centroid": 0.15006661088602413, "impact_score": 0.0, "novelty_score": 1.0, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2009__experiment-flows-and-microbenchmarks-for-reverse-engineering-of-branch-predictor-structures__10-1109-ispass-2009-4919652-76fec56e", "title": "Experiment flows and microbenchmarks for reverse engineering of branch predictor structures", "year": 2009, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 5, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 2, "perceptron_neural": 1, "btb_fetch_target": 12, "indirect_ras": 3, "two_level_history": 0, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.6455737291878962, "impact_score": 0.665492113625194, "novelty_score": 0.6395935796482936, "citation_count": 50, "influential_citation_count": null }, { "paper_id": "2009__field-based-branch-prediction-for-packet-processing-engines__10-1109-icpads-2009-120-82315c38", "title": "Field based branch prediction for packet processing engines", "year": 2009, "doi": "10.1109/icpads.2009.120", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 3, "core_architecture": 9 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.8836792561856887, "impact_score": 0.03262810021483702, "novelty_score": 1.0, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2009__filtering-global-history-power-and-performance-efficient-branch-predictor__10-1109-asap-2009-26-7cafd2cb", "title": "Filtering global history power and performance efficient branch predictor", "year": 2009, "doi": "10.1109/asap.2009.26", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 7, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 17, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.4952677727102349, "impact_score": 0.43924534372954166, "novelty_score": 0.21572297205016816, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2009__generalizing-neural-branch-prediction__10-1145-1498690-1498692-4372cba3", "title": "Generalizing neural branch prediction", "year": 2009, "doi": "10.1145/1498690.1498692", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 38, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.33253368624973156, "impact_score": 0.3250533162316816, "novelty_score": 0.17046697059422558, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2009__power-aware-branch-target-prediction-using-a-new-btb-architecture__10-1109-vlsisoc-2009-6041330-5732e2f5", "title": "Power aware branch target prediction using a new btb architecture", "year": 2009, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 8, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 35 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 28, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.49072235248821294, "impact_score": 0.31924022058162815, "novelty_score": 0.41615250558121836, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2009__spotlight-a-low-complexity-highly-accurate-profile-based-branch-predictor__10-1109-pccc-2009-5403813-8e466585", "title": "Spotlight a low complexity highly accurate profile based branch predictor", "year": 2009, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 30 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 16, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 19, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.621536241021746, "impact_score": 0.24071403473636452, "novelty_score": 0.5094348292012282, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2009__the-new-kind-structure-design-and-research-of-loop-and-b-cache-based-on-gas-branch-prediction__10-1109-csie-2009-245-6193aa7c", "title": "The new kind structure design and research of loop and b cache based on gas branch prediction", "year": 2009, "doi": "10.1109/csie.2009.245", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 28 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 11, "hybrid_industrial": 5 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.7005395499957048, "impact_score": 0.25368651085511074, "novelty_score": 0.5960892836008569, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2009__virtual-program-counter-vpc-prediction-very-low-cost-indirect-branch-prediction-using-conditiona__10-1109-tc-2008-227-bf89b153", "title": "Virtual program counter vpc prediction very low cost indirect branch prediction using conditiona", "year": 2009, "doi": "10.1109/tc.2008.227", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 23 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 34, "two_level_history": 1, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 26, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.7151867809773074, "impact_score": 0.2117957646153434, "novelty_score": 0.8557894565346704, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2010__an-analysis-of-hard-to-predict-branches__10-1109-ispass-2010-5452016-e91a47e7", "title": "An analysis of hard to predict branches", "year": 2010, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 3, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.56102537320829, "impact_score": 0.553763209636047, "novelty_score": 0.44452292469217136, "citation_count": 8, "influential_citation_count": null }, { "paper_id": "2010__cost-effective-branch-prediction-by-combining-hedging-and-filtering__10-1109-compsym-2010-5685433-282815b0", "title": "Cost effective branch prediction by combining hedging and filtering", "year": 2010, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 13, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 3, "btb_fetch_target": 16, "indirect_ras": 0, "two_level_history": 8, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.6994145221530723, "impact_score": 0.13836237089452655, "novelty_score": 0.845466369204182, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2010__design-of-a-branch-prediction-unit-of-a-microprocessor-based-on-superscalar-architecture-using-v__10-1109-iccet-2010-5485221-06e65710", "title": "Design of a branch prediction unit of a microprocessor based on superscalar architecture using v", "year": 2010, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 6, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 23 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5161495225011843, "impact_score": 0.5950442660211855, "novelty_score": 0.1894210102286748, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2010__design-of-a-register-update-unit-and-a-branch-prediction-unit-of-a-microprocessor-based-on-super__10-1109-icetc-2010-5529339-5bf113b9", "title": "Design of a register update unit and a branch prediction unit of a microprocessor based on super", "year": 2010, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 6, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 20 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.574370131801802, "impact_score": 0.5295382689472861, "novelty_score": 0.3178253224394433, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2010__evaluating-and-improving-variable-length-history-branch-predictors__10-1109-compsym-2010-5685430-ac84d0c8", "title": "Evaluating and improving variable length history branch predictors", "year": 2010, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 59 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 21, "perceptron_neural": 19, "btb_fetch_target": 13, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.574883358554073, "impact_score": 0.237909353532897, "novelty_score": 0.40091601263313975, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2010__low-power-branch-prediction-for-embedded-application-processors__10-1145-1840845-1840860-0974f54e", "title": "Low power branch prediction for embedded application processors", "year": 2010, "doi": "10.1145/1840845.1840860", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 21, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "power_embedded:0", "fine_cluster_label": "Embedded BTB / Branch-Address Power Reduction", "distance_to_cluster_centroid": 0.03842853889124709, "impact_score": 0.60511284464906, "novelty_score": 0.0, "citation_count": 13, "influential_citation_count": null }, { "paper_id": "2010__low-power-branch-predictor-for-embedded-processors__10-1109-cit-2010-59-410a5318", "title": "Low power branch predictor for embedded processors", "year": 2010, "doi": "10.1109/cit.2010.59", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 1, "power_embedded": 19, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 18 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "power_embedded:0", "fine_cluster_label": "Embedded BTB / Branch-Address Power Reduction", "distance_to_cluster_centroid": 0.060498385963056456, "impact_score": 0.5274019858295704, "novelty_score": 0.19512188056775864, "citation_count": 9, "influential_citation_count": null }, { "paper_id": "2010__real-time-unobtrusive-program-execution-trace-compression-using-branch-predictor-events__10-1145-1878921-1878938-71d254cb", "title": "Real time unobtrusive program execution trace compression using branch predictor events", "year": 2010, "doi": "10.1145/1878921.1878938", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 9, "testing_verification": 1, "power_embedded": 6, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 1 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "software_static_wcet:0", "fine_cluster_label": "Program Trace Compression and Debugging", "distance_to_cluster_centroid": 0.02141902835209164, "impact_score": 0.8076923076923077, "novelty_score": 1.0, "citation_count": 13, "influential_citation_count": null }, { "paper_id": "2010__the-effects-on-branch-prediction-when-utilizing-control-independence__10-1109-ipdpsw-2010-5470794-44380dc8", "title": "The effects on branch prediction when utilizing control independence", "year": 2010, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 2, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 6, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 5, "architecture_focus_selected_chunks": 5, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.703311403226769, "impact_score": 0.310176287700426, "novelty_score": 0.7905893504378109, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2010__the-research-and-design-of-branch-prediction-based-on-multicore-heterogeneous__10-1109-iccsit-2010-5564921-997b9360", "title": "The research and design of branch prediction based on multicore heterogeneous", "year": 2010, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 7 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5765325539875786, "impact_score": 0.35145191579296803, "novelty_score": 0.3225944984547657, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2010__value-based-btb-indexing-for-indirect-jump-prediction__10-1109-hpca-2010-5416659-2fd7195e", "title": "Value based btb indexing for indirect jump prediction", "year": 2010, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 44 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 23, "indirect_ras": 33, "two_level_history": 5, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5788025256817113, "impact_score": 0.4287131488718318, "novelty_score": 0.4958321454907527, "citation_count": 20, "influential_citation_count": null }, { "paper_id": "2011__a-new-case-for-the-tage-branch-predictor__10-1145-2155620-2155635-cd5cc9e9", "title": "A new case for the tage branch predictor", "year": 2011, "doi": "10.1145/2155620.2155635", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 40 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 38, "perceptron_neural": 2, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 6, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.5923129258096134, "impact_score": 0.538118416153489, "novelty_score": 0.44145875965795156, "citation_count": 101, "influential_citation_count": null }, { "paper_id": "2011__a-study-of-perceptron-based-branch-prediction-on-simplescalar-platform__10-1109-csae-2011-5952918-b4e95c7a", "title": "A study of perceptron based branch prediction on simplescalar platform", "year": 2011, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 56 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 49, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 10, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.39781849848665796, "impact_score": 0.3308516387875622, "novelty_score": 0.2777576080834547, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2011__an-optimized-scaled-neural-branch-predictor__10-1109-iccd-2011-6081385-764ea713", "title": "An optimized scaled neural branch predictor", "year": 2011, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 41 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 2, "perceptron_neural": 20, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 11, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.4888323455457795, "impact_score": 0.3252454664467364, "novelty_score": 0.4273319629254696, "citation_count": 21, "influential_citation_count": null }, { "paper_id": "2011__error-resilient-design-of-branch-predictors-for-effective-yield-improvement__10-1109-latw-2011-5985910-9a098fe7", "title": "Error resilient design of branch predictors for effective yield improvement", "year": 2011, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 2, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.7745342921619218, "impact_score": 0.20392588360028877, "novelty_score": 1.0, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2011__exploring-impact-of-faults-on-branch-predictors-power-for-diagnosis-of-faulty-module__10-1109-ats-2011-41-a2b8b11d", "title": "Exploring impact of faults on branch predictors power for diagnosis of faulty module", "year": 2011, "doi": "10.1109/ats.2011.41", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 1, "power_embedded": 6, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 12, "hybrid_industrial": 5 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.5323590478698734, "impact_score": 0.3826590246081302, "novelty_score": 0.5018059854961525, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2011__impact-of-inaccurate-design-of-branch-predictors-on-processors-power-consumption__10-1109-dasc-2011-73-3fc6641b", "title": "Impact of inaccurate design of branch predictors on processors power consumption", "year": 2011, "doi": "10.1109/dasc.2011.73", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 2, "software_static_wcet": 0, "testing_verification": 1, "power_embedded": 8, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 7 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "power_embedded:0", "fine_cluster_label": "Embedded BTB / Branch-Address Power Reduction", "distance_to_cluster_centroid": 0.14717078332754363, "impact_score": 0.1971887583338496, "novelty_score": 0.9614018240602852, "citation_count": 4, "influential_citation_count": null }, { "paper_id": "2011__improving-branch-prediction-related-wcet-abstract-interpretation__10-1109-rtcsa-2011-74-662fa648", "title": "Improving branch prediction related wcet abstract interpretation", "year": 2011, "doi": "10.1109/rtcsa.2011.74", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 8, "testing_verification": 0, "power_embedded": 4, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "mixed_core_architecture", "core_family_label": "Mixed Core Architecture", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.5713556079483451, "impact_score": 0.5273861038369043, "novelty_score": 0.4634777010321021, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2011__on-the-functional-test-of-branch-prediction-units-based-on-branch-history-table__10-1109-vlsisoc-2011-6081650-32ebe19b", "title": "On the functional test of branch prediction units based on branch history table", "year": 2011, "doi": null, "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 11, "power_embedded": 2, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "testing_verification:0", "fine_cluster_label": "Functional BPU / BTB Fault Testing", "distance_to_cluster_centroid": 0.06548131264518253, "impact_score": 0.7876877557699633, "novelty_score": 0.13991934126691197, "citation_count": 9, "influential_citation_count": null }, { "paper_id": "2011__storage-free-confidence-estimation-for-the-tage-branch-predictor__10-1109-hpca-2011-5749750-3e74ab33", "title": "Storage free confidence estimation for the tage branch predictor", "year": 2011, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 22 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 9, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 6, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.693365024149594, "impact_score": 0.3183692213539705, "novelty_score": 0.6765150636532183, "citation_count": 19, "influential_citation_count": null }, { "paper_id": "2011__tap-prediction-reusing-conditional-branch-predictor-for-indirect-branches-with-target-address-po__10-1109-iccd-2011-6081386-195bf53f", "title": "Tap prediction reusing conditional branch predictor for indirect branches with target address po", "year": 2011, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 28 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 2, "perceptron_neural": 5, "btb_fetch_target": 15, "indirect_ras": 9, "two_level_history": 1, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.7309226655517025, "impact_score": 0.059066472386798866, "novelty_score": 0.8973209858598127, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2011__the-study-of-hierarchical-branch-prediction-architecture__10-1109-cse-2011-18-d6631848", "title": "The study of hierarchical branch prediction architecture", "year": 2011, "doi": "10.1109/cse/i-span/iucc.2011.18", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 31 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 1, "btb_fetch_target": 11, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.7131453500578382, "impact_score": 0.40428952977995997, "novelty_score": 0.6238911068089752, "citation_count": 4, "influential_citation_count": null }, { "paper_id": "2011__wcet-driven-branch-prediction-aware-code-positioning__10-1145-2038698-2038724-367bcc0a", "title": "Wcet driven branch prediction aware code positioning", "year": 2011, "doi": "10.1145/2038698.2038724", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 15, "testing_verification": 0, "power_embedded": 8, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "software_static_wcet:2", "fine_cluster_label": "WCET and Timing Predictability", "distance_to_cluster_centroid": 0.0827041634401553, "impact_score": 0.4913297611388336, "novelty_score": 0.7245039227503581, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2012__a-sbst-strategy-to-test-microprocessors-branch-target-buffer__10-1109-ddecs-2012-6219079-6fdadb0d", "title": "A sbst strategy to test microprocessors branch target buffer", "year": 2012, "doi": null, "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 15, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "testing_verification:0", "fine_cluster_label": "Functional BPU / BTB Fault Testing", "distance_to_cluster_centroid": 0.06976356904073222, "impact_score": 0.6813657872564973, "novelty_score": 0.1635496238186314, "citation_count": 9, "influential_citation_count": null }, { "paper_id": "2012__b-fetch-branch-prediction-directed-prefetching-for-in-order-processors__10-1109-l-ca-2011-33-3130c7c9", "title": "B fetch branch prediction directed prefetching for in order processors", "year": 2012, "doi": "10.1109/l-ca.2011.33", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 23 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 28, "indirect_ras": 1, "two_level_history": 0, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5850107990662969, "impact_score": 0.39801308504758887, "novelty_score": 0.51221756614578, "citation_count": 17, "influential_citation_count": null }, { "paper_id": "2012__compiler-techniques-to-improve-dynamic-branch-prediction-for-indirect-jump-and-call-instructions__10-1145-2086696-2086703-e68c7b74", "title": "Compiler techniques to improve dynamic branch prediction for indirect jump and call instructions", "year": 2012, "doi": "10.1145/2086696.2086703", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 7, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 3, "indirect_ras": 26, "two_level_history": 5, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6634057496177846, "impact_score": 0.2274275448469753, "novelty_score": 0.7191244084258772, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2012__energy-efficient-branch-prediction-with-compiler-guided-history-stack__10-1109-date-2012-6176513-3791097f", "title": "Energy efficient branch prediction with compiler guided history stack", "year": 2012, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 12, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 28 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 3, "perceptron_neural": 3, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 23, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.5001215616471424, "impact_score": 0.45568210650845575, "novelty_score": 0.22701332333059465, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2012__evaluation-of-branch-predictors-targeting-easeful-diagnosis-of-design-inaccuracies__10-1109-icdcsyst-2012-6188711-d6c76f0a", "title": "Evaluation of branch predictors targeting easeful diagnosis of design inaccuracies", "year": 2012, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 1, "power_embedded": 5, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 6, "two_level_history": 12, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 5, "architecture_focus_selected_chunks": 5, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.5497741565151759, "impact_score": 0.14113246553138592, "novelty_score": 0.5376317071316846, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2012__improve-indirect-branch-prediction-with-private-cache-in-dynamic-binary-translation__10-1109-hpcc-2012-45-b9eb9f54", "title": "Improve indirect branch prediction with private cache in dynamic binary translation", "year": 2012, "doi": "10.1109/hpcc.2012.45", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 22, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6053996365404516, "impact_score": 0.2360415911354807, "novelty_score": 0.5660295776320146, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2012__novel-o-gehl-based-hyperblock-predictor-for-edge-architectures__10-1109-nas-2012-26-bf94c169", "title": "Novel o gehl based hyperblock predictor for edge architectures", "year": 2012, "doi": "10.1109/nas.2012.26", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 33 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 57, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.6424372492555908, "impact_score": 0.08498991127833709, "novelty_score": 0.5580524613526471, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2012__record-branch-prediction-an-optimized-scheme-for-two-level-branch-predictors__10-1109-hpcc-2012-223-d635ed9b", "title": "Record branch prediction an optimized scheme for two level branch predictors", "year": 2012, "doi": "10.1109/hpcc.2012.223", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 47 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 6, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 33, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.6327761511531544, "impact_score": 0.16823029169180723, "novelty_score": 0.5355798749363401, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2012__self-aligning-return-address-stack__10-1109-nas-2012-49-990520a5", "title": "Self aligning return address stack", "year": 2012, "doi": "10.1109/nas.2012.49", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 30 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 30, "two_level_history": 0, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.7575646785443336, "impact_score": 0.009708921702445217, "novelty_score": 0.9676369276585159, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2013__a-cam-based-separated-btb-for-a-superscalar-processor__10-1109-candar-2013-68-eb3abb43", "title": "A cam based separated btb for a superscalar processor", "year": 2013, "doi": "10.1109/candar.2013.68", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 54 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 50, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 6 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5979253986349189, "impact_score": 0.23432800959407937, "novelty_score": 0.5463029121694438, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2013__a-practical-low-power-memristor-based-analog-neural-branch-predictor__10-1109-islped-2013-6629290-355d0090", "title": "A practical low power memristor based analog neural branch predictor", "year": 2013, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 5, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 43 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 38, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.47542221912583316, "impact_score": 0.21803590473931167, "novelty_score": 0.4052934372238763, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2013__an-embedded-forth-core-with-floating-point-and-branch-prediction__10-1109-mwscas-2013-6674834-c5d61260", "title": "An embedded forth core with floating point and branch prediction", "year": 2013, "doi": null, "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 11, "simulator_fpga": 4, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "power_embedded:2", "fine_cluster_label": "Embedded Forth Core Outlier", "distance_to_cluster_centroid": 0.13994238102337075, "impact_score": 0.7463379413784974, "novelty_score": 1.0, "citation_count": 4, "influential_citation_count": null }, { "paper_id": "2013__an-energy-efficient-branch-prediction-technique-via-global-history-noise-reduction__10-1109-islped-2013-6629296-ac33fad3", "title": "An energy efficient branch prediction technique via global history noise reduction", "year": 2013, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 4, "perceptron_neural": 4, "btb_fetch_target": 0, "indirect_ras": 3, "two_level_history": 9, "hybrid_industrial": 4 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 15, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.5742794529073354, "impact_score": 0.27507034546935466, "novelty_score": 0.39951127357659455, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2013__branch-prediction-directed-dynamic-instruction-cache-locking-for-embedded-systems__10-1109-rtcsa-2013-6732221-da1e303c", "title": "Branch prediction directed dynamic instruction cache locking for embedded systems", "year": 2013, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 5, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.7166233759744685, "impact_score": 0.10471007597431013, "novelty_score": 0.8595810442888175, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2013__dynamic-branch-prediction-for-high-level-synthesis__10-1109-fpl-2013-6645540-9844ca45", "title": "Dynamic branch prediction for high level synthesis", "year": 2013, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 4, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.5278775222035137, "impact_score": 0.7283026475940126, "novelty_score": 0.38370048282561425, "citation_count": 9, "influential_citation_count": null }, { "paper_id": "2013__dynamic-branch-prediction-modeller-for-risc-architecture__10-1109-icmira-2013-84-476a189f", "title": "Dynamic branch prediction modeller for risc architecture", "year": 2013, "doi": "10.1109/icmira.2013.84", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 12 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 3, "two_level_history": 5, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.4962809580443016, "impact_score": 0.5109502574825178, "novelty_score": 0.325724471455233, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2013__dynamic-btb-resizing-for-variable-stages-superscalar-architecture__10-1109-candar-2013-63-46262cdc", "title": "Dynamic btb resizing for variable stages superscalar architecture", "year": 2013, "doi": "10.1109/candar.2013.63", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 11, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 35 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 30, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 14 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.6063450068222184, "impact_score": 0.0665370804143743, "novelty_score": 0.6540071818452536, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2013__extended-scaled-neural-predictor-for-improved-branch-prediction__10-1109-ijcnn-2013-6707059-69cb9045", "title": "Extended scaled neural predictor for improved branch prediction", "year": 2013, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 23 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 21, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 10, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 19, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.4324498894648583, "impact_score": 0.24176038258022098, "novelty_score": 0.3346716725936719, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2013__low-cost-high-performance-branch-predictors-for-soft-processors__10-1109-fpl-2013-6645536-b543f02f", "title": "Low cost high performance branch predictors for soft processors", "year": 2013, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 20, "application_adjacent": 0, "core_architecture": 31 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 0, "btb_fetch_target": 15, "indirect_ras": 7, "two_level_history": 8, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.6273641180794287, "impact_score": 0.560323533227312, "novelty_score": 0.4347024290349831, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2013__memristors-for-neural-branch-prediction__10-1145-2482767-2482801-3fa08aa3", "title": "Memristors for neural branch prediction", "year": 2013, "doi": "10.1145/2482767.2482801", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 25 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 29, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.5267624050730911, "impact_score": 0.31561841222463216, "novelty_score": 0.4896671390139115, "citation_count": 25, "influential_citation_count": null }, { "paper_id": "2013__on-the-functional-test-of-the-btb-logic-in-pipelined-and-superscalar-processors__10-1109-latw-2013-6562677-92ce012d", "title": "On the functional test of the btb logic in pipelined and superscalar processors", "year": 2013, "doi": null, "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 14, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "testing_verification:0", "fine_cluster_label": "Functional BPU / BTB Fault Testing", "distance_to_cluster_centroid": 0.0664539525231711, "impact_score": 0.5962636140345484, "novelty_score": 0.14528654794837678, "citation_count": 10, "influential_citation_count": null }, { "paper_id": "2013__pseudo-dual-path-processing-to-reduce-the-branch-misprediction-penalty-in-embedded-processors__10-1109-asicon-2013-6811990-f31e4b43", "title": "Pseudo dual path processing to reduce the branch misprediction penalty in embedded processors", "year": 2013, "doi": null, "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 9, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "power_embedded:2", "fine_cluster_label": "Embedded Forth Core Outlier", "distance_to_cluster_centroid": 0.10290427949007919, "impact_score": 0.641025641025641, "novelty_score": 0.0, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2013__store-load-branch-slb-predictor-a-compiler-assisted-branch-prediction-for-data-dependent-branche__10-1109-hpca-2013-6522307-9025a50d", "title": "Store load branch slb predictor a compiler assisted branch prediction for data dependent branche", "year": 2013, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 6, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 9, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 1, "two_level_history": 3, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.8252678151700918, "impact_score": 0.04393201237598861, "novelty_score": 0.9833328641072592, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2013__two-level-bulk-preload-branch-prediction__10-1109-hpca-2013-6522308-9cf05f17", "title": "Two level bulk preload branch prediction", "year": 2013, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 14, "indirect_ras": 0, "two_level_history": 8, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 24, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6715211564696699, "impact_score": 0.2652389787889154, "novelty_score": 0.7405433033129788, "citation_count": 20, "influential_citation_count": null }, { "paper_id": "2014__advanced-branch-predictors-for-soft-processors__10-1109-reconfig-2014-7032495-6187de30", "title": "Advanced branch predictors for soft processors", "year": 2014, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 12, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 21, "perceptron_neural": 17, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.6074205237758947, "impact_score": 0.48147047939209175, "novelty_score": 0.39071725711187316, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2014__author-retrospective-for-increasing-the-instruction-fetch-rate-via-multiple-branch-prediction-an__10-1145-2591635-2591649-ec4aceab", "title": "Author retrospective for increasing the instruction fetch rate via multiple branch prediction an", "year": 2014, "doi": "10.1145/2591635.2591649", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 27 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 11, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 6 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.7698267256953423, "impact_score": 0.04902729913791666, "novelty_score": 1.0, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2014__automatic-source-code-analysis-of-branch-mispredictions__10-1109-iiswc-2014-6983045-74d0290f", "title": "Automatic source code analysis of branch mispredictions", "year": 2014, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 1, "architecture_focus_selected_chunks": 1, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.5257838700153792, "impact_score": 0.34268771882778376, "novelty_score": 0.3798588751605125, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2014__b-fetch-branch-prediction-directed-prefetching-for-chip-multiprocessors__10-1109-micro-2014-29-040648c7", "title": "B fetch branch prediction directed prefetching for chip multiprocessors", "year": 2014, "doi": "10.1109/micro.2014.29", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 28 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 42, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6008885966977069, "impact_score": 0.13376290653561154, "novelty_score": 0.5541236448812948, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2014__bias-free-branch-predictor__10-1109-micro-2014-32-96f5b5cc", "title": "Bias free branch predictor", "year": 2014, "doi": "10.1109/micro.2014.32", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 14, "perceptron_neural": 13, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 11, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.7070884543871414, "impact_score": 0.06419420264376631, "novelty_score": 0.7860193245207789, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2014__branch-prediction-directed-dynamic-instruction-cache-locking-for-embedded-systems__10-1145-2660492-49c41ec3", "title": "Branch prediction directed dynamic instruction cache locking for embedded systems", "year": 2014, "doi": "10.1145/2660492", "scope": "power_embedded", "scope_label": "Power / Embedded / Energy", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 9, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 7 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "power_embedded:2", "fine_cluster_label": "Embedded Forth Core Outlier", "distance_to_cluster_centroid": 0.11657369200134171, "impact_score": 0.36637205755869634, "novelty_score": 0.36906353040195167, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2014__increasing-the-instruction-fetch-rate-via-multiple-branch-prediction-and-a-branch-address-cache__10-1145-2591635-2667167-837111a2", "title": "Increasing the instruction fetch rate via multiple branch prediction and a branch address cache", "year": 2014, "doi": "10.1145/2591635.2667167", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 9, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5040699781966348, "impact_score": 0.4769634516689535, "novelty_score": 0.29859143920917747, "citation_count": 125, "influential_citation_count": null }, { "paper_id": "2014__jts-based-static-branch-prediction__10-1109-icce-2014-6776101-6190ff6a", "title": "Jts based static branch prediction", "year": 2014, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 13, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 18 }, "core_family": "mixed_core_architecture", "core_family_label": "Mixed Core Architecture", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "fallback_section_chunks", "architecture_focus_candidate_chunks": 0, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.5686992210643129, "impact_score": 0.5057305206884889, "novelty_score": 0.4586035408095933, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2014__leveraging-dynamic-slicing-to-enhance-indirect-branch-prediction__10-1109-iccd-2014-6974696-2e27b9bf", "title": "Leveraging dynamic slicing to enhance indirect branch prediction", "year": 2014, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 40 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 7, "indirect_ras": 44, "two_level_history": 6, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.7444145014767004, "impact_score": 0.11095270889148626, "novelty_score": 0.9329298247986048, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2014__on-the-in-field-test-of-branch-prediction-units-using-the-correlated-predictor-mechanism__10-1109-ddecs-2014-6868811-e3a0a4ab", "title": "On the in field test of branch prediction units using the correlated predictor mechanism", "year": 2014, "doi": null, "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 10, "power_embedded": 5, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 7 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "testing_verification:0", "fine_cluster_label": "Functional BPU / BTB Fault Testing", "distance_to_cluster_centroid": 0.0930636821761408, "impact_score": 0.218943792115717, "novelty_score": 0.29212395613766995, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2014__optimal-pipeline-performance-via-transactional-slice-with-no-branch-prediction-overhead__10-1109-uksim-2014-35-a081beca", "title": "Optimal pipeline performance via transactional slice with no branch prediction overhead", "year": 2014, "doi": "10.1109/uksim.2014.35", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 2, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 1, "architecture_focus_selected_chunks": 1, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.7015642346126596, "impact_score": 0.11235342389184026, "novelty_score": 0.8198356351176608, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2014__the-micro-architectural-support-countermeasures-against-the-branch-prediction-analysis-attack__10-1109-trustcom-2014-38-31cf2255", "title": "The micro architectural support countermeasures against the branch prediction analysis attack", "year": 2014, "doi": "10.1109/trustcom.2014.38", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 45, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.10624964090573874, "impact_score": 0.5199354581243993, "novelty_score": 0.3170907877613575, "citation_count": 13, "influential_citation_count": null }, { "paper_id": "2014__using-branch-predictors-and-variable-encoding-for-on-the-fly-program-tracing__10-1109-tc-2012-267-4c51aafb", "title": "Using branch predictors and variable encoding for on the fly program tracing", "year": 2014, "doi": "10.1109/tc.2012.267", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 15, "testing_verification": 1, "power_embedded": 6, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 1 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "software_static_wcet:0", "fine_cluster_label": "Program Trace Compression and Debugging", "distance_to_cluster_centroid": 0.02141902835209164, "impact_score": 0.0, "novelty_score": 1.0, "citation_count": 8, "influential_citation_count": null }, { "paper_id": "2014__when-merging-and-branch-predictors-collide__10-1109-ia335182-2014-10612367-90e3dd29", "title": "When merging and branch predictors collide", "year": 2014, "doi": "10.1109/ia3.2014.9", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 3, "core_architecture": 7 }, "core_family": "mixed_core_architecture", "core_family_label": "Mixed Core Architecture", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.7015210601631758, "impact_score": 0.2599323441520364, "novelty_score": 0.7859072388812749, "citation_count": 4, "influential_citation_count": null }, { "paper_id": "2015__an-energy-efficient-branch-prediction-with-grouped-global-history__10-1109-icpp-2015-23-779f8347", "title": "An energy efficient branch prediction with grouped global history", "year": 2015, "doi": "10.1109/icpp.2015.23", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 46 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 5, "perceptron_neural": 13, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 20, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.4366658803330462, "impact_score": 0.32995997831225393, "novelty_score": 0.07940967964364633, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2015__bpgen-functional-verification-of-branch-misprediction-recovery-logic-via-adl__10-1109-iccps-2015-7454082-414ecbd9", "title": "Bpgen functional verification of branch misprediction recovery logic via adl", "year": 2015, "doi": null, "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 20, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "testing_verification:0", "fine_cluster_label": "Functional BPU / BTB Fault Testing", "distance_to_cluster_centroid": 0.13645999168273915, "impact_score": 0.09007830467545665, "novelty_score": 0.5315928156876254, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2015__branch-prediction-and-the-performance-of-interpreters-x2014-don-t-trust-folklore__10-1109-cgo-2015-7054191-6aa483aa", "title": "Branch prediction and the performance of interpreters x2014 don t trust folklore", "year": 2015, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 28, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "software_static_wcet:4", "fine_cluster_label": "Interpreter Indirect-Branch Prediction", "distance_to_cluster_centroid": 0.07357766341762406, "impact_score": 0.0, "novelty_score": 1.0, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2015__covert-channels-through-branch-predictors__10-1145-2768566-2768571-31c44349", "title": "Covert channels through branch predictors", "year": 2015, "doi": "10.1145/2768566.2768571", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 12, "software_static_wcet": 1, "testing_verification": 4, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.1233485541212116, "impact_score": 0.49279575626103383, "novelty_score": 0.446281183783629, "citation_count": 41, "influential_citation_count": null }, { "paper_id": "2015__enhancing-branch-prediction-using-software-evolution__10-1109-nas-2015-7255211-fda3f3ba", "title": "Enhancing branch prediction using software evolution", "year": 2015, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 6, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "mixed_core_architecture", "core_family_label": "Mixed Core Architecture", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.7138540765352028, "impact_score": 0.08528513437839495, "novelty_score": 0.8751708899379571, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2015__on-demand-dynamic-branch-prediction__10-1109-lca-2014-2330820-f1deb74d", "title": "On demand dynamic branch prediction", "year": 2015, "doi": "10.1109/lca.2014.2330820", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 5 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.5761413304789401, "impact_score": 0.37768994281080825, "novelty_score": 0.5918732886216896, "citation_count": 8, "influential_citation_count": null }, { "paper_id": "2015__on-the-functional-test-of-branch-prediction-units__10-1109-tvlsi-2014-2356612-215869b7", "title": "On the functional test of branch prediction units", "year": 2015, "doi": "10.1109/tvlsi.2014.2356612", "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 10, "power_embedded": 3, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 4 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "testing_verification:0", "fine_cluster_label": "Functional BPU / BTB Fault Testing", "distance_to_cluster_centroid": 0.04012526822675744, "impact_score": 0.4407490433496529, "novelty_score": 0.0, "citation_count": 26, "influential_citation_count": null }, { "paper_id": "2015__performance-improvement-using-two-level-branch-predictor-on-the-mobile-processor__10-1109-icce-tw-2015-7217014-c9ceb9e9", "title": "Performance improvement using two level branch predictor on the mobile processor", "year": 2015, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 15, "indirect_ras": 0, "two_level_history": 7, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.6769857520750278, "impact_score": 0.2773379914853423, "novelty_score": 0.54414188459066, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2015__persistence-based-branch-misprediction-bounds-for-wcet-analysis__10-1145-2695664-2695728-f19dde2e", "title": "Persistence based branch misprediction bounds for wcet analysis", "year": 2015, "doi": "10.1145/2695664.2695728", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 20, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "software_static_wcet:2", "fine_cluster_label": "WCET and Timing Predictability", "distance_to_cluster_centroid": 0.06825402666630243, "impact_score": 0.33681706204426637, "novelty_score": 0.0, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2016__a-2-clock-cycle-naive-bayes-classifier-for-dynamic-branch-prediction-in-pipelined-risc-microproc__10-1109-apccas-2016-7803958-28196353", "title": "A 2 clock cycle naive bayes classifier for dynamic branch prediction in pipelined risc microproc", "year": 2016, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 28 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 10, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.6908150539486884, "impact_score": 0.13997585577343788, "novelty_score": 0.6826718565965172, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2016__an-efficient-wcet-aware-hybrid-global-branch-prediction-approach__10-1109-rtcsa-2016-46-c2982616", "title": "An efficient wcet aware hybrid global branch prediction approach", "year": 2016, "doi": "10.1109/rtcsa.2016.46", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 23, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 33 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 5 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 23, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.4803940879883385, "impact_score": 0.4172514738112009, "novelty_score": 0.2965739171619507, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2016__badgr-a-practical-ghr-implementation-for-tage-branch-predictors__10-1109-iccd-2016-7753338-2062fa5f", "title": "Badgr a practical ghr implementation for tage branch predictors", "year": 2016, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 26, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.6125726510702855, "impact_score": 0.23813340003625766, "novelty_score": 0.48858470971701135, "citation_count": 6, "influential_citation_count": null }, { "paper_id": "2016__common-bonds-mips-hps-two-level-branch-prediction-and-compressed-code-risc-processor__10-1109-mm-2016-66-337a2aae", "title": "Common bonds mips hps two level branch prediction and compressed code risc processor", "year": 2016, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 6, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "software_static_wcet:1", "fine_cluster_label": "Historical MIPS / Branch Prediction Retrospective", "distance_to_cluster_centroid": 0.07848759823481644, "impact_score": 0.8076923076923077, "novelty_score": 1.0, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2016__efficient-worst-case-execution-time-analysis-of-dynamic-branch-prediction__10-1109-ecrts-2016-23-5d2413ab", "title": "Efficient worst case execution time analysis of dynamic branch prediction", "year": 2016, "doi": "10.1109/ecrts.2016.23", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 10, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "mixed_core_architecture", "core_family_label": "Mixed Core Architecture", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 25, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.6758119761790096, "impact_score": 0.30377279922449935, "novelty_score": 0.6551429581067105, "citation_count": 6, "influential_citation_count": null }, { "paper_id": "2016__jump-over-aslr-attacking-branch-predictors-to-bypass-aslr__10-1109-micro-2016-7783743-88224e5e", "title": "Jump over aslr attacking branch predictors to bypass aslr", "year": 2016, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 44, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.1286942269632947, "impact_score": 0.47218491753229724, "novelty_score": 0.48667027651551575, "citation_count": 185, "influential_citation_count": null }, { "paper_id": "2016__practical-multidimensional-branch-prediction__10-1109-mm-2016-33-3517cea0", "title": "Practical multidimensional branch prediction", "year": 2016, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 10, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 20, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.7036070221165074, "impact_score": 0.33193363590474917, "novelty_score": 0.7913624540111542, "citation_count": 4, "influential_citation_count": null }, { "paper_id": "2016__recovery-of-performance-degradation-in-defective-branch-target-buffers__10-1109-iolts-2016-7604679-63f6c869", "title": "Recovery of performance degradation in defective branch target buffers", "year": 2016, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 2, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 32, "indirect_ras": 3, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.5356015239251315, "impact_score": 0.32090865285040404, "novelty_score": 0.3818122654613592, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2016__understanding-and-mitigating-covert-channels-through-branch-predictors__10-1145-2870636-759c72b7", "title": "Understanding and mitigating covert channels through branch predictors", "year": 2016, "doi": "10.1145/2870636", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 14, "software_static_wcet": 1, "testing_verification": 4, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.14583015130290577, "impact_score": 0.3923929375370189, "novelty_score": 0.6161403091278087, "citation_count": 72, "influential_citation_count": null }, { "paper_id": "2017__a-branch-history-directed-heuristic-search-for-effective-binary-level-dynamic-symbolic-execution__10-1109-access-2017-2706943-7ade6390", "title": "A branch history directed heuristic search for effective binary level dynamic symbolic execution", "year": 2017, "doi": "10.1109/access.2017.2706943", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 2, "software_static_wcet": 9, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 0 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "software_static_wcet:5", "fine_cluster_label": "Branch-History-Guided Symbolic Execution", "distance_to_cluster_centroid": 0.08327627276918226, "impact_score": 0.8076923076923077, "novelty_score": 1.0, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2017__a-high-performance-branch-predictor-design-considering-memory-capacity-limitations__10-1109-cirsyssim-2017-8023180-611139e0", "title": "A high performance branch predictor design considering memory capacity limitations", "year": 2017, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 18, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5519854664470842, "impact_score": 0.723692372147105, "novelty_score": 0.2684564203707689, "citation_count": 8, "influential_citation_count": null }, { "paper_id": "2017__a-probabilistic-monte-carlo-framework-for-branch-prediction__10-1109-cluster-2017-29-9887099b", "title": "A probabilistic monte carlo framework for branch prediction", "year": 2017, "doi": "10.1109/cluster.2017.29", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 5, "architecture_focus_selected_chunks": 5, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.48345104612136336, "impact_score": 0.33767065401141244, "novelty_score": 0.3021830789235265, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2017__an-empirical-study-on-performance-of-branch-predictors-with-varying-storage-budgets__10-1109-ised-2017-8303913-5cf63b01", "title": "An empirical study on performance of branch predictors with varying storage budgets", "year": 2017, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.6562428886566924, "impact_score": 0.17839865158955628, "novelty_score": 0.5901656250100363, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2017__bpsim-an-integrated-missrate-area-and-power-simulator-for-branch-predictor__10-1109-mocast-2017-7937661-c96c8ebc", "title": "Bpsim an integrated missrate area and power simulator for branch predictor", "year": 2017, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 5, "simulator_fpga": 9, "application_adjacent": 0, "core_architecture": 31 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 12, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.6270205824888938, "impact_score": 0.2733233583399183, "novelty_score": 0.4339447686162336, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2017__branch-prediction-migration-for-multi-core-architectures__10-1109-nas-2017-8026848-7e87413f", "title": "Branch prediction migration for multi core architectures", "year": 2017, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 3, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.707176720454531, "impact_score": 0.24747863784076626, "novelty_score": 0.7126936070185343, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2017__design-implementation-and-performance-comparison-of-different-branch-predictors-on-pipelined-cpu__10-1109-iccece-2017-8526196-b2027536", "title": "Design implementation and performance comparison of different branch predictors on pipelined cpu", "year": 2017, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "mixed_core_architecture", "core_family_label": "Mixed Core Architecture", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.6022212483915976, "impact_score": 0.3374932952978368, "novelty_score": 0.37925036613057306, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2017__design-space-exploration-of-tage-branch-predictor-with-ultra-small-ram__10-1145-3060403-3060423-6d62ae31", "title": "Design space exploration of tage branch predictor with ultra small ram", "year": 2017, "doi": "10.1145/3060403.3060423", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 25 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 24, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 21, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5181806045569651, "impact_score": 0.7608793826407729, "novelty_score": 0.19390051838822625, "citation_count": 9, "influential_citation_count": null }, { "paper_id": "2017__dual-decode-architecture-for-dynamic-branch-prediction__10-1109-i2ct-2017-8226306-6197a605", "title": "Dual decode architecture for dynamic branch prediction", "year": 2017, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 6, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.5744625890869073, "impact_score": 0.26874314582185826, "novelty_score": 0.4691786491766277, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2017__effective-optimization-of-branch-predictors-through-lightweight-simulation__10-1109-iccd-2017-114-b109a13e", "title": "Effective optimization of branch predictors through lightweight simulation", "year": 2017, "doi": "10.1109/iccd.2017.114", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 3, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 2, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.7145440973229581, "impact_score": 0.27926910336807786, "novelty_score": 0.6269760140727766, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2017__inferring-fine-grained-control-flow-inside-sgx-enclaves-with-branch-shadowing__missing-ea21841d", "title": "Inferring fine grained control flow inside sgx enclaves with branch shadowing", "year": 2017, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 22, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 0 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 21, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.13797933457833922, "impact_score": 0.4744510017836703, "novelty_score": 0.5568236666626474, "citation_count": 236, "influential_citation_count": null }, { "paper_id": "2017__performance-of-branch-predictors-of-a-cpu__10-1109-icoei-2017-8300981-e5b9a77c", "title": "Performance of branch predictors of a cpu", "year": 2017, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 6, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5760539592831663, "impact_score": 0.3048264261958819, "novelty_score": 0.32153896804060467, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2017__probabilistic-monte-carlo-simulations-for-static-branch-prediction__10-1109-pccc-2017-8280494-f1500e36", "title": "Probabilistic monte carlo simulations for static branch prediction", "year": 2017, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 12 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 5, "architecture_focus_selected_chunks": 5, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.6593690890414253, "impact_score": 0.07212073513557536, "novelty_score": 0.6249721772950081, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2017__simplebp-a-lightweight-branch-prediction-simulator-for-effective-design-exploration__10-1109-nas-2017-8026877-a3af25f7", "title": "Simplebp a lightweight branch prediction simulator for effective design exploration", "year": 2017, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 4, "simulator_fpga": 4, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 9, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.6249070709282434, "impact_score": 0.10975318001123685, "novelty_score": 0.4292834639415684, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2018__a-study-on-deep-belief-net-for-branch-prediction__10-1109-access-2017-2772334-6fec7500", "title": "A study on deep belief net for branch prediction", "year": 2018, "doi": "10.1109/access.2017.2772334", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 1, "core_architecture": 63 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 26, "perceptron_neural": 34, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 8, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.5369853445755859, "impact_score": 0.34838427055784066, "novelty_score": 0.506467764743767, "citation_count": 17, "influential_citation_count": null }, { "paper_id": "2018__an-alternative-tage-like-conditional-branch-predictor__10-1145-3226098-6adc4e35", "title": "An alternative tage like conditional branch predictor", "year": 2018, "doi": "10.1145/3226098", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 42 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 30, "perceptron_neural": 2, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.6310570985001945, "impact_score": 0.5567657075289613, "novelty_score": 0.6016296353702383, "citation_count": 10, "influential_citation_count": null }, { "paper_id": "2018__analysis-and-characterization-of-ultra-low-power-branch-predictors__10-1109-iccd-2018-00030-1fa25239", "title": "Analysis and characterization of ultra low power branch predictors", "year": 2018, "doi": "10.1109/iccd.2018.00030", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 8, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 5, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 5 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.45341316858810854, "impact_score": 0.5393994116397139, "novelty_score": 0.33940142328380446, "citation_count": 12, "influential_citation_count": null }, { "paper_id": "2018__branchscope__10-1145-3173162-3173204-b5320a62", "title": "Branchscope", "year": 2018, "doi": "10.1145/3173162.3173204", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 48, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.09609589199967816, "impact_score": 0.7179451893829757, "novelty_score": 0.2403744008334649, "citation_count": 179, "influential_citation_count": null }, { "paper_id": "2018__decoupled-branch-predictor-for-embedded-dsp__10-1109-les-2017-2755062-41dd3727", "title": "Decoupled branch predictor for embedded dsp", "year": 2018, "doi": "10.1109/les.2017.2755062", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 8, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 18 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 0, "btb_fetch_target": 11, "indirect_ras": 1, "two_level_history": 0, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 1, "architecture_focus_selected_chunks": 1, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.5908906153713838, "impact_score": 0.32227690852799296, "novelty_score": 0.4993221620555129, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2018__detecting-code-reuse-attacks-with-branch-prediction__10-1109-mc-2018-2141035-8d55af9c", "title": "Detecting code reuse attacks with branch prediction", "year": 2018, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 19, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.1155615753621525, "impact_score": 0.25726521178623724, "novelty_score": 0.38744686741377193, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2018__exploring-predictive-replacement-policies-for-instruction-cache-and-branch-target-buffer__10-1109-isca-2018-00050-49b23361", "title": "Exploring predictive replacement policies for instruction cache and branch target buffer", "year": 2018, "doi": "10.1109/isca.2018.00050", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 25 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 28, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.6827233897835953, "impact_score": 0.27990139285531335, "novelty_score": 0.7701092218468124, "citation_count": 27, "influential_citation_count": null }, { "paper_id": "2018__improving-branch-prediction-accuracy-on-multi-core-architectures-for-big-data__10-1109-bdcloud-2018-00065-b7705158", "title": "Improving branch prediction accuracy on multi core architectures for big data", "year": 2018, "doi": "10.1109/bdcloud.2018.00065", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 12 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 3, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.6033416845375319, "impact_score": 0.18294448174399044, "novelty_score": 0.5221684222980065, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2018__perdice-towards-discovering-software-inefficiencies-leading-to-cache-misses-and-branch-mispredic__10-1109-compsac-2018-00044-3fcc8e7a", "title": "Perdice towards discovering software inefficiencies leading to cache misses and branch mispredic", "year": 2018, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 0, "software_static_wcet": 14, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 0 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 1, "architecture_focus_selected_chunks": 1, "fine_cluster_id": "software_static_wcet:5", "fine_cluster_label": "Branch-History-Guided Symbolic Execution", "distance_to_cluster_centroid": 0.08327627276918226, "impact_score": 0.0, "novelty_score": 1.0, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2018__ret2spec__10-1145-3243734-3243761-dd80b890", "title": "Ret2spec", "year": 2018, "doi": "10.1145/3243734.3243761", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 32, "software_static_wcet": 5, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:1", "fine_cluster_label": "Return Stack Buffer Attacks and Defenses", "distance_to_cluster_centroid": 0.08058317283203176, "impact_score": 0.832984972892869, "novelty_score": 0.2765515246242493, "citation_count": 185, "influential_citation_count": null }, { "paper_id": "2018__spectre-returns-speculation-attacks-using-the-return-stack-buffer__missing-ea21841d", "title": "Spectre returns speculation attacks using the return stack buffer", "year": 2018, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 36, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:1", "fine_cluster_label": "Return Stack Buffer Attacks and Defenses", "distance_to_cluster_centroid": 0.054686754010872196, "impact_score": 0.851195823549213, "novelty_score": 0.028363282058823856, "citation_count": 97, "influential_citation_count": null }, { "paper_id": "2018__stuck-at-0-1-trojans-on-return-address-stack__10-1109-ised-2018-8704090-1c44d833", "title": "Stuck at 0 1 trojans on return address stack", "year": 2018, "doi": null, "scope": "testing_verification", "scope_label": "Testing / Verification / Faults", "scope_scores": { "security": 7, "software_static_wcet": 1, "testing_verification": 18, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "testing_verification:1", "fine_cluster_label": "Return-Stack Hardware Trojan Outlier", "distance_to_cluster_centroid": 0.0, "impact_score": 0.8076923076923077, "novelty_score": 1.0, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2019__a-branch-predictor-design-to-improve-prediction-rate-by-reducing-index-aliasing-in-application-p__10-1109-icts-2019-8850959-1138c5e4", "title": "A branch predictor design to improve prediction rate by reducing index aliasing in application p", "year": 2019, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 29, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 15, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5608772015730814, "impact_score": 0.4100857244103506, "novelty_score": 0.2880669525676878, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2019__a-time-predictable-branch-predictor__10-1145-3297280-3297337-25b1ce78", "title": "A time predictable branch predictor", "year": 2019, "doi": "10.1145/3297280.3297337", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 6, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "mixed_core_architecture", "core_family_label": "Mixed Core Architecture", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.650111912243186, "impact_score": 0.11760409884904194, "novelty_score": 0.6079863371698602, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2019__an-efficient-implementation-of-a-tage-branch-predictor-for-soft-processors-on-fpga__10-1109-mcsoc-2019-00023-94f96076", "title": "An efficient implementation of a tage branch predictor for soft processors on fpga", "year": 2019, "doi": "10.1109/mcsoc.2019.00023", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 21, "application_adjacent": 0, "core_architecture": 48 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 22, "perceptron_neural": 0, "btb_fetch_target": 9, "indirect_ras": 0, "two_level_history": 7, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 19, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.44473425683084267, "impact_score": 0.6746153248002055, "novelty_score": 0.03191616478123572, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2019__assessing-the-effects-of-low-voltage-in-branch-prediction-units__10-1109-ispass-2019-00020-3614d479", "title": "Assessing the effects of low voltage in branch prediction units", "year": 2019, "doi": "10.1109/ispass.2019.00020", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 22 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 1, "btb_fetch_target": 4, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 12 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.4729359490569841, "impact_score": 0.45123983386410127, "novelty_score": 0.3795629699542697, "citation_count": 24, "influential_citation_count": null }, { "paper_id": "2019__bit-level-perceptron-prediction-for-indirect-branches__10-1145-3307650-3322217-b3bab239", "title": "Bit level perceptron prediction for indirect branches", "year": 2019, "doi": "10.1145/3307650.3322217", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 29 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 6, "btb_fetch_target": 7, "indirect_ras": 34, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.5985516170912476, "impact_score": 0.2653135417732731, "novelty_score": 0.6076472642277948, "citation_count": 23, "influential_citation_count": null }, { "paper_id": "2019__branch-prediction-is-not-a-solved-problem-measurements-opportunities-and-future-directions__10-1109-iiswc47752-2019-9042108-cc87ab77", "title": "Branch prediction is not a solved problem measurements opportunities and future directions", "year": 2019, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 5, "perceptron_neural": 5, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.4551278375649994, "impact_score": 0.9112697589899134, "novelty_score": 0.14153880556897347, "citation_count": 25, "influential_citation_count": null }, { "paper_id": "2019__brb-mitigating-branch-predictor-side-channels__10-1109-hpca-2019-00058-ba896ae0", "title": "Brb mitigating branch predictor side channels", "year": 2019, "doi": "10.1109/hpca.2019.00058", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 20, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 4, "perceptron_neural": 2, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.44393637004021147, "impact_score": 0.9460026108525895, "novelty_score": 0.11227083983773391, "citation_count": 37, "influential_citation_count": null }, { "paper_id": "2019__comparing-branch-predictors-for-distributed-controlled-coarse-grained-reconfigurable-arrays__10-1109-iccsn-2019-8905283-73e1edcb", "title": "Comparing branch predictors for distributed controlled coarse grained reconfigurable arrays", "year": 2019, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 7, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 1, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 5 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5507155156102039, "impact_score": 0.4274390951604833, "novelty_score": 0.26565557088276165, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2019__dynamic-branch-prediction-for-embedded-system-applications__10-1109-icces45898-2019-9002301-c11a1fb5", "title": "Dynamic branch prediction for embedded system applications", "year": 2019, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 6, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 1, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.31876315512385855, "impact_score": 0.5194287451266308, "novelty_score": 0.0, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2019__enhancing-branch-predictors-using-genetic-algorithm__10-1109-icmsao-2019-8880435-7a4be69a", "title": "Enhancing branch predictors using genetic algorithm", "year": 2019, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 24, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 6 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.6120702770145388, "impact_score": 0.19540852742422066, "novelty_score": 0.6298641565105854, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2019__evaluating-software-diversity-in-branch-prediction-analyses-for-static-wcet-estimation__10-1109-rtcsa-2019-8864568-0c04c9a1", "title": "Evaluating software diversity in branch prediction analyses for static wcet estimation", "year": 2019, "doi": null, "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 16, "software_static_wcet": 17, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "software_static_wcet:2", "fine_cluster_label": "WCET and Timing Predictability", "distance_to_cluster_centroid": 0.08819889697010608, "impact_score": 0.0, "novelty_score": 1.0, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2019__exploring-deep-learning-based-branch-prediction-for-computer-devices__10-1109-icce-asia46551-2019-8942202-faa3d6e9", "title": "Exploring deep learning based branch prediction for computer devices", "year": 2019, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 18, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.4080969136433352, "impact_score": 0.609503134985558, "novelty_score": 0.16391703140843114, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2019__high-efficiency-low-noise-meltdown-attack-by-using-a-return-stack-buffer__10-1145-3321705-3331009-8c7e2bfd", "title": "High efficiency low noise meltdown attack by using a return stack buffer", "year": 2019, "doi": "10.1145/3321705.3331009", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 35, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "security:1", "fine_cluster_label": "Return Stack Buffer Attacks and Defenses", "distance_to_cluster_centroid": 0.08961080405218169, "impact_score": 0.21771557849569095, "novelty_score": 0.3630712840755855, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2019__implemented-static-branch-prediction-schemes-for-the-parallelism-processors__10-1109-comitcon-2019-8862216-1706ac63", "title": "Implemented static branch prediction schemes for the parallelism processors", "year": 2019, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 7, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 4, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.46185884488865336, "impact_score": 0.3187229947459021, "novelty_score": 0.26256390710879046, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2019__jumpswitches-restoring-the-performance-of-indirect-branches-in-the-era-of-spectre__missing-ea21841d", "title": "Jumpswitches restoring the performance of indirect branches in the era of spectre", "year": 2019, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 28, "software_static_wcet": 5, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.19663565808384575, "impact_score": 0.15073880041218876, "novelty_score": 1.0, "citation_count": 10, "influential_citation_count": null }, { "paper_id": "2019__pipelined-mips-simulation-a-plug-in-to-mars-simulator-for-supporting-pipeline-simulation-and-bra__10-1109-tale48000-2019-9225934-7e278015", "title": "Pipelined mips simulation a plug in to mars simulator for supporting pipeline simulation and bra", "year": 2019, "doi": null, "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 14, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "simulator_fpga:0", "fine_cluster_label": "Pipeline Simulator and FPGA Implementation", "distance_to_cluster_centroid": 0.05942437888526364, "impact_score": 0.7, "novelty_score": 1.0, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2019__reduced-hardware-hybrid-branch-predictor-design-simulation-analysis__10-1109-icscc-2019-8843638-40db018d", "title": "Reduced hardware hybrid branch predictor design simulation analysis", "year": 2019, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 47 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 22 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.4874706686902971, "impact_score": 0.4477592081623106, "novelty_score": 0.1261704097485957, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2019__reinforcing-meltdown-attack-by-using-a-return-stack-buffer__10-1109-access-2019-2961158-22f7e100", "title": "Reinforcing meltdown attack by using a return stack buffer", "year": 2019, "doi": "10.1109/access.2019.2961158", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 35, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:1", "fine_cluster_label": "Return Stack Buffer Attacks and Defenses", "distance_to_cluster_centroid": 0.06912355028217576, "impact_score": 0.4695391754584514, "novelty_score": 0.16672384533185333, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2019__towards-the-adoption-of-local-branch-predictors-in-modern-out-of-order-superscalar-processors__10-1145-3352460-3358315-dec99736", "title": "Towards the adoption of local branch predictors in modern out of order superscalar processors", "year": 2019, "doi": "10.1145/3352460.3358315", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 4, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 9 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.47479618398344703, "impact_score": 0.6707155674416462, "novelty_score": 0.19297553517483276, "citation_count": 6, "influential_citation_count": null }, { "paper_id": "2020__a-dynamic-branch-predictor-based-on-parallel-structure-of-srnn__10-1109-access-2020-2992643-32b611a9", "title": "A dynamic branch predictor based on parallel structure of srnn", "year": 2020, "doi": "10.1109/access.2020.2992643", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 40 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 24, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 6, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5919803785404796, "impact_score": 0.5368896732383802, "novelty_score": 0.35666434606879305, "citation_count": 10, "influential_citation_count": null }, { "paper_id": "2020__a-reconfigurable-branch-predictor-for-spatial-computing-architectures__10-1145-3408127-3408168-fe919933", "title": "A reconfigurable branch predictor for spatial computing architectures", "year": 2020, "doi": "10.1145/3408127.3408168", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 8, "application_adjacent": 0, "core_architecture": 23 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 7, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5504513497645751, "impact_score": 0.14133212331850414, "novelty_score": 0.26507295874377834, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2020__branch-prediction-attack-on-blinded-scalar-multiplication__10-1109-tc-2019-2958611-5e5b699a", "title": "Branch prediction attack on blinded scalar multiplication", "year": 2020, "doi": "10.1109/tc.2019.2958611", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 26, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.15438475646023497, "impact_score": 0.25644800066781315, "novelty_score": 0.6807744068720707, "citation_count": 15, "influential_citation_count": null }, { "paper_id": "2020__branchnet-a-convolutional-neural-network-to-predict-hard-to-predict-branches__10-1109-micro50266-2020-00022-90c790d0", "title": "Branchnet a convolutional neural network to predict hard to predict branches", "year": 2020, "doi": "10.1109/micro50266.2020.00022", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 39 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 14, "perceptron_neural": 23, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.5918823984447982, "impact_score": 0.3062882544983796, "novelty_score": 0.5966869091985758, "citation_count": 45, "influential_citation_count": null }, { "paper_id": "2020__energy-efficient-on-demand-dynamic-branch-prediction-models__10-1109-tc-2019-2956710-26963784", "title": "Energy efficient on demand dynamic branch prediction models", "year": 2020, "doi": "10.1109/tc.2019.2956710", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 18 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 2, "two_level_history": 0, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.498214603565896, "impact_score": 0.2931529763270133, "novelty_score": 0.4315652892163632, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2020__exploring-branch-predictors-for-constructing-transient-execution-trojans__10-1145-3373376-3378526-c69a5d7a", "title": "Exploring branch predictors for constructing transient execution trojans", "year": 2020, "doi": "10.1145/3373376.3378526", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 29, "software_static_wcet": 2, "testing_verification": 8, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.09165175097008116, "impact_score": 0.5913432210467927, "novelty_score": 0.20679680836560438, "citation_count": 31, "influential_citation_count": null }, { "paper_id": "2020__exploring-convolution-neural-network-for-branch-prediction__10-1109-access-2020-3017196-48ddb215", "title": "Exploring convolution neural network for branch prediction", "year": 2020, "doi": "10.1109/access.2020.3017196", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 33 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 11, "perceptron_neural": 35, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.5258887383591375, "impact_score": 0.27738601546228925, "novelty_score": 0.48823133403138325, "citation_count": 19, "influential_citation_count": null }, { "paper_id": "2020__securing-branch-predictors-with-two-level-encryption__10-1145-3404189-3975ceb3", "title": "Securing branch predictors with two level encryption", "year": 2020, "doi": "10.1145/3404189", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 18, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 1, "two_level_history": 8, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.5026409638869205, "impact_score": 0.6608081325084403, "novelty_score": 0.2657953027525625, "citation_count": 17, "influential_citation_count": null }, { "paper_id": "2020__shared-pattern-history-tables-in-multicomponent-branch-predictors-with-a-dealiasing-cache__10-1109-les-2019-2957512-9795ecad", "title": "Shared pattern history tables in multicomponent branch predictors with a dealiasing cache", "year": 2020, "doi": "10.1109/les.2019.2957512", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 21, "hybrid_industrial": 7 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:5", "fine_cluster_label": "Long Global-History / GEHL-TAGE Evolution", "distance_to_cluster_centroid": 0.6323014950287218, "impact_score": 0.16844261726847407, "novelty_score": 0.5344757819376724, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2020__the-case-for-domain-specialized-branch-predictors-for-graph-processing__10-1109-lca-2020-3005895-7ef05243", "title": "The case for domain specialized branch predictors for graph processing", "year": 2020, "doi": "10.1109/lca.2020.3005895", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 4, "perceptron_neural": 0, "btb_fetch_target": 5, "indirect_ras": 1, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.640802997556256, "impact_score": 0.14314435881406676, "novelty_score": 0.6271171452934137, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2020__the-ibm-z15-high-frequency-mainframe-branch-predictor-industrial-product__10-1109-isca45697-2020-00014-c9eae94e", "title": "The ibm z15 high frequency mainframe branch predictor industrial product", "year": 2020, "doi": "10.1109/isca45697.2020.00014", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 1, "software_static_wcet": 0, "testing_verification": 1, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 11 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 1, "two_level_history": 0, "hybrid_industrial": 7 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.6131718185364361, "impact_score": 0.4318892502365731, "novelty_score": 0.5548559875073924, "citation_count": 21, "influential_citation_count": null }, { "paper_id": "2021__a-lightweight-isolation-mechanism-for-secure-branch-predictors__10-1109-dac18074-2021-9586178-c7644bfe", "title": "A lightweight isolation mechanism for secure branch predictors", "year": 2021, "doi": "10.1109/dac18074.2021.9586178", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 32, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.09667089564628095, "impact_score": 0.5057101884013829, "novelty_score": 0.2447188259956234, "citation_count": 29, "influential_citation_count": null }, { "paper_id": "2021__a-low-power-branch-prediction-for-deep-leaning-on-risc-v-processor__10-1109-cseps53726-2021-00025-82ce0979", "title": "A low power branch prediction for deep leaning on risc v processor", "year": 2021, "doi": "10.1109/asap52443.2021.00037", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 2, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.7833857242588762, "impact_score": 0.12656820930483842, "novelty_score": 1.0, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2021__branch-runahead-an-alternative-to-branch-prediction-for-impossible-to-predict-branches__10-1145-3466752-3480053-f505e741", "title": "Branch runahead an alternative to branch prediction for impossible to predict branches", "year": 2021, "doi": "10.1145/3466752.3480053", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 6, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.4872165251373046, "impact_score": 0.5157742133519495, "novelty_score": 0.2254572555976686, "citation_count": 20, "influential_citation_count": null }, { "paper_id": "2021__cobra-a-framework-for-evaluating-compositions-of-hardware-branch-predictors__10-1109-ispass51385-2021-00053-3eaea202", "title": "Cobra a framework for evaluating compositions of hardware branch predictors", "year": 2021, "doi": "10.1109/ispass51385.2021.00053", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 7, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 5, "perceptron_neural": 1, "btb_fetch_target": 3, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 8 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.6318342635951311, "impact_score": 0.2501395333130985, "novelty_score": 0.6036620802945288, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2021__cpu-branch-prediction-using-perceptron__10-1109-upcon52273-2021-9667663-7d731d48", "title": "Cpu branch prediction using perceptron", "year": 2021, "doi": "10.1109/upcon52273.2021.9667663", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 21, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 15, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.3914526076026127, "impact_score": 0.24395189974571507, "novelty_score": 0.267295749226338, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2021__design-of-a-high-performance-branch-predictor-based-on-global-history-considering-hardware-cost__10-1109-icet51757-2021-9451111-3427fe69", "title": "Design of a high performance branch predictor based on global history considering hardware cost", "year": 2021, "doi": "10.1109/icet51757.2021.9451111", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 4, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 56 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 3, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 20, "hybrid_industrial": 5 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5059246424991026, "impact_score": 0.32725712078363917, "novelty_score": 0.16687025543794803, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2021__leaking-secrets-through-modern-branch-predictor-in-the-speculative-world__10-1109-tc-2021-3122830-d23eeff3", "title": "Leaking secrets through modern branch predictor in the speculative world", "year": 2021, "doi": "10.1109/tc.2021.3122830", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 41, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 4, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.07503296491417877, "impact_score": 0.6689770029814359, "novelty_score": 0.08123400066455011, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2021__pdede-partitioned-deduplicated-delta-branch-target-buffer__10-1145-3466752-3480046-5feeb7f9", "title": "Pdede partitioned deduplicated delta branch target buffer", "year": 2021, "doi": "10.1145/3466752.3480046", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 18 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 33, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.5716570032175574, "impact_score": 0.3799927547372715, "novelty_score": 0.44628629462301767, "citation_count": 19, "influential_citation_count": null }, { "paper_id": "2021__sempe-secure-multi-path-execution-architecture-for-removing-conditional-branch-side-channels__10-1109-dac18074-2021-9586183-41ed6cce", "title": "Sempe secure multi path execution architecture for removing conditional branch side channels", "year": 2021, "doi": "10.1109/dac18074.2021.9586183", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 23, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 1 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.17909387023307344, "impact_score": 0.06906107821071134, "novelty_score": 0.8674634761389848, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2022__an-optimized-risc-v-processor-with-five-stage-pipelining-using-tournament-branch-predictor-for-e__10-1109-discover55800-2022-9974891-f5e9594d", "title": "An optimized risc v processor with five stage pipelining using tournament branch predictor for e", "year": 2022, "doi": "10.1109/discover55800.2022.9974891", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 10, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 2, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 16 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 15, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.4314632151761688, "impact_score": 0.7841918516370416, "novelty_score": 0.002647165427586278, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2022__analysis-and-optimization-of-the-branch-prediction-unit-of-swerv-eh1__10-1109-asid56930-2022-9996038-ae1d4108", "title": "Analysis and optimization of the branch prediction unit of swerv eh1", "year": 2022, "doi": "10.1109/asid56930.2022.9996038", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 1, "power_embedded": 0, "simulator_fpga": 4, "application_adjacent": 0, "core_architecture": 34 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 4, "perceptron_neural": 0, "btb_fetch_target": 3, "indirect_ras": 0, "two_level_history": 12, "hybrid_industrial": 14 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.4662253178019288, "impact_score": 0.455462276082179, "novelty_score": 0.07931424143864928, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2022__branch-history-injection-on-the-effectiveness-of-hardware-mitigations-against-cross-privilege-sp__missing-ea21841d", "title": "Branch history injection on the effectiveness of hardware mitigations against cross privilege sp", "year": 2022, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 45, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 27, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.1105112490300979, "impact_score": 0.3876824136080125, "novelty_score": 0.3492892575903925, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2022__exploration-of-performance-of-dynamic-branch-predictors-used-in-mitigating-cost-of-branching__10-1109-icicict54557-2022-9917915-3576c4ee", "title": "Exploration of performance of dynamic branch predictors used in mitigating cost of branching", "year": 2022, "doi": "10.1109/icicict54557.2022.9917915", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 8, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.5903054205813993, "impact_score": 0.2812772570000342, "novelty_score": 0.49824839784409203, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2022__hybp-hybrid-isolation-randomization-secure-branch-predictor__10-1109-hpca53966-2022-00033-c5953521", "title": "Hybp hybrid isolation randomization secure branch predictor", "year": 2022, "doi": "10.1109/hpca53966", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 34, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 19, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.09647404429486817, "impact_score": 0.4459205508965027, "novelty_score": 0.24323152070749993, "citation_count": 10, "influential_citation_count": null }, { "paper_id": "2022__improving-mergesort-performance-by-optimizing-branch-prediction__10-1109-csde56538-2022-10089293-671ded8a", "title": "Improving mergesort performance by optimizing branch prediction", "year": 2022, "doi": "10.1109/csde56538.2022.10089293", "scope": "application_adjacent", "scope_label": "Application-Adjacent Branch Behavior", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 20, "core_architecture": 7 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "application_adjacent:0", "fine_cluster_label": "Sorting and Microservice Control-Flow Behavior", "distance_to_cluster_centroid": 0.060111307363031274, "impact_score": 0.43962762027683655, "novelty_score": 0.0, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2022__improving-quicksort-performance-by-optimizing-branch-prediction__10-1109-csde56538-2022-10089318-7435c2b9", "title": "Improving quicksort performance by optimizing branch prediction", "year": 2022, "doi": "10.1109/csde56538.2022.10089318", "scope": "application_adjacent", "scope_label": "Application-Adjacent Branch Behavior", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 15, "core_architecture": 7 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "application_adjacent:0", "fine_cluster_label": "Sorting and Microservice Control-Flow Behavior", "distance_to_cluster_centroid": 0.06590393105152037, "impact_score": 0.42788440756091084, "novelty_score": 0.051443523300154136, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2022__lightweight-and-secure-branch-predictors-against-spectre-attacks__10-1109-asp-dac52403-2022-9712481-68e0c5e2", "title": "Lightweight and secure branch predictors against spectre attacks", "year": 2022, "doi": "10.1109/asp-dac52403.2022.9712481", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 58, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.0938183000073739, "impact_score": 0.423448563677811, "novelty_score": 0.22316611351397136, "citation_count": 10, "influential_citation_count": null }, { "paper_id": "2022__research-on-security-technology-of-processor-branch-prediction__10-1109-ccpqt56151-2022-00010-07a331f0", "title": "Research on security technology of processor branch prediction", "year": 2022, "doi": "10.1109/ccpqt56151.2022.00010", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 5, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 2 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.0986789488983899, "impact_score": 0.2925021303151115, "novelty_score": 0.2598906203432908, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2022__retbleed-arbitrary-speculative-code-execution-with-return-instructions__missing-ea21841d", "title": "Retbleed arbitrary speculative code execution with return instructions", "year": 2022, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 34, "software_static_wcet": 7, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 24, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:1", "fine_cluster_label": "Return Stack Buffer Attacks and Defenses", "distance_to_cluster_centroid": 0.11212623461546689, "impact_score": 0.1263430405572353, "novelty_score": 0.5788565314758823, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2022__stbpu-a-reasonably-secure-branch-prediction-unit__10-1109-dsn53405-2022-00023-213c7efe", "title": "Stbpu a reasonably secure branch prediction unit", "year": 2022, "doi": "10.1109/dsn53405.2022.00023", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 35, "software_static_wcet": 4, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 7 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.10068575123465928, "impact_score": 0.3344512531812149, "novelty_score": 0.27505296342872476, "citation_count": 9, "influential_citation_count": null }, { "paper_id": "2022__whisper-profile-guided-branch-misprediction-elimination-for-data-center-applications__10-1109-micro56248-2022-00017-3ff3fdb6", "title": "Whisper profile guided branch misprediction elimination for data center applications", "year": 2022, "doi": "10.1109/micro56248.2022.00017", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 12 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 5, "perceptron_neural": 0, "btb_fetch_target": 4, "indirect_ras": 0, "two_level_history": 6, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.5506632615900355, "impact_score": 0.4033112246238612, "novelty_score": 0.3913833867457551, "citation_count": 22, "influential_citation_count": null }, { "paper_id": "2023__all-your-pc-are-belong-to-us-exploiting-non-control-transfer-instruction-btb-updates-for-dynamic__10-1145-3579371-3589100-760f92e0", "title": "All your pc are belong to us exploiting non control transfer instruction btb updates for dynamic", "year": 2023, "doi": "10.1145/3579371.3589100", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 27, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.1407334288811739, "impact_score": 0.24246490066357285, "novelty_score": 0.5776321548503017, "citation_count": 12, "influential_citation_count": null }, { "paper_id": "2023__an-attention-based-cnn-algorithm-to-predict-hard-to-predict-branches__10-1109-iccbd-ai62252-2023-00028-8bad9205", "title": "An attention based cnn algorithm to predict hard to predict branches", "year": 2023, "doi": "10.1109/iccbd-ai62252.2023.00028", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 40 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 14, "perceptron_neural": 30, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.49304421815345867, "impact_score": 0.5156703701793943, "novelty_score": 0.31978543112892055, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2023__beknight-guarding-against-information-leakage-in-speculatively-updated-branch-predictors__10-1109-iccad57390-2023-10323658-df8ff33d", "title": "Beknight guarding against information leakage in speculatively updated branch predictors", "year": 2023, "doi": "10.1109/iccad57390.2023.10323658", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 22, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 7, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.11374819075280773, "impact_score": 0.20758005359881007, "novelty_score": 0.3737458869555549, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2023__branch-prediction-in-cpu-pipelining__10-1109-uemcon59035-2023-10316163-9ec6484b", "title": "Branch prediction in cpu pipelining", "year": 2023, "doi": "10.1109/uemcon59035.2023.10316163", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 17 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 3, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 10, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.4327157433645671, "impact_score": 0.26837949440307757, "novelty_score": 0.2090897136232309, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2023__branch-target-buffer-organizations__10-1145-3613424-3623774-875ba52c", "title": "Branch target buffer organizations", "year": 2023, "doi": "10.1145/3613424.3623774", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 30 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 42, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.42458872488979027, "impact_score": 0.35733811373694985, "novelty_score": 0.08881753124066666, "citation_count": 6, "influential_citation_count": null }, { "paper_id": "2023__bunnyhop-exploiting-the-instruction-prefetcher__missing-ea21841d", "title": "Bunnyhop exploiting the instruction prefetcher", "year": 2023, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 15, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 32 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 44, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 19, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.4786333548925179, "impact_score": 0.43313895397425217, "novelty_score": 0.20301051820300572, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2023__by-software-branch-prediction-in-loops__10-1109-lca-2023-3304613-7880472e", "title": "By software branch prediction in loops", "year": 2023, "doi": "10.1109/lca.2023.3304613", "scope": "software_static_wcet", "scope_label": "Software / Static / WCET", "scope_scores": { "security": 1, "software_static_wcet": 10, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "software_static_wcet:1", "fine_cluster_label": "Historical MIPS / Branch Prediction Retrospective", "distance_to_cluster_centroid": 0.07848759823481655, "impact_score": 0.0, "novelty_score": 1.0, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2023__design-and-implementation-of-perceptron-based-branch-predictor__10-1109-iccbd-ai62252-2023-00054-bcfa5c94", "title": "Design and implementation of perceptron based branch predictor", "year": 2023, "doi": "10.1109/iccbd-ai62252.2023.00054", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 1, "application_adjacent": 0, "core_architecture": 39 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 3, "perceptron_neural": 19, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 9, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.39301995861180605, "impact_score": 0.14040931312755442, "novelty_score": 0.269871571736717, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2023__enhancing-microarchitecture-performance-through-synergistic-dynamic-branch-prediction-and-cache__10-1109-mosicom59118-2023-10458850-cb40e8d5", "title": "Enhancing microarchitecture performance through synergistic dynamic branch prediction and cache", "year": 2023, "doi": "10.1109/mosicom59118.2023.10458850", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 16, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.6070487675961405, "impact_score": 0.23677442820726663, "novelty_score": 0.5289704874995856, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2023__half-half-demystifying-intels-directional-branch-predictors-for-fast-secure-partitioned-executio__10-1109-sp46215-2023-10179415-317cc12e", "title": "Half half demystifying intels directional branch predictors for fast secure partitioned executio", "year": 2023, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 26, "software_static_wcet": 7, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 17, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.12044283896095986, "impact_score": 0.172701861559803, "novelty_score": 0.42432712813399, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2023__inception-exposing-new-attack-surfaces-with-training-in-transient-execution__missing-ea21841d", "title": "Inception exposing new attack surfaces with training in transient execution", "year": 2023, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 42, "software_static_wcet": 5, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 19, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.1426291834538781, "impact_score": 0.12241335616988804, "novelty_score": 0.5919554794337065, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2023__mbplib-modular-branch-prediction-library__10-1109-ispass57527-2023-00016-0cec50bd", "title": "Mbplib modular branch prediction library", "year": 2023, "doi": "10.1109/ispass57527.2023.00016", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 11 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.6049585744565582, "impact_score": 0.08973525339677745, "novelty_score": 0.5333766823367573, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2023__mispredtable-a-side-branch-predictor-to-tage-in-multithreading-processors__10-1109-iscas46773-2023-10181591-e1d170ed", "title": "Mispredtable a side branch predictor to tage in multithreading processors", "year": 2023, "doi": "10.1109/iscas46773.2023.10181591", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 42 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 40, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 4, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 13, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5848651971776534, "impact_score": 0.3760790509124322, "novelty_score": 0.34097196531009694, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2023__superbp-design-space-exploration-of-perceptron-based-branch-predictors-for-superconducting-cpus__10-1145-3613424-3614267-c7c521eb", "title": "Superbp design space exploration of perceptron based branch predictors for superconducting cpus", "year": 2023, "doi": "10.1145/3613424.3614267", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 21 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 23, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 28, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:3", "fine_cluster_label": "Perceptron / Neural", "distance_to_cluster_centroid": 0.5678570054919408, "impact_score": 0.12656278878028016, "novelty_score": 0.5572029980480541, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2023__you-cannot-always-win-the-race-analyzing-mitigations-for-branch-target-prediction-attacks__10-1109-eurosp57164-2023-00046-41c92f92", "title": "You cannot always win the race analyzing mitigations for branch target prediction attacks", "year": 2023, "doi": "10.1109/eurosp57164.2023.00046", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 42, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 23, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.09707736924933685, "impact_score": 0.34843642038953865, "novelty_score": 0.2477899267778575, "citation_count": 7, "influential_citation_count": null }, { "paper_id": "2024__against-the-current-introducing-reversibility-to-superscalar-processors-via-reversible-branch-pr__10-1109-igsc64514-2024-00033-3123b33b", "title": "Against the current introducing reversibility to superscalar processors via reversible branch pr", "year": 2024, "doi": "10.1109/igsc64514.2024.00033", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 10 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.6719047536049352, "impact_score": 0.0874636294540834, "novelty_score": 0.7084545684863887, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2024__autoguard-a-secure-implementation-of-the-conditional-branch-instruction__10-1109-asianhost63913-2024-10838481-e77b75ce", "title": "Autoguard a secure implementation of the conditional branch instruction", "year": 2024, "doi": "10.1109/asianhost63913.2024.10838481", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 55, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 21, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.17376510957107483, "impact_score": 0.0332303532796568, "novelty_score": 0.8272021629457846, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2024__avm-btb-adaptive-and-virtualized-multi-level-branch-target-buffer__10-1109-isca59077-2024-00012-c2f7f400", "title": "Avm btb adaptive and virtualized multi level branch target buffer", "year": 2024, "doi": "10.1109/isca59077.2024.00012", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 36 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 54, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:4", "fine_cluster_label": "BTB / Fetch / Target", "distance_to_cluster_centroid": 0.4904253613894364, "impact_score": 0.2212261897377611, "novelty_score": 0.26257936754079636, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2024__branch-predictor-design-for-energy-harvesting-powered-nonvolatile-processors__10-1109-tc-2023-3339977-d533aa18", "title": "Branch predictor design for energy harvesting powered nonvolatile processors", "year": 2024, "doi": "10.1109/tc.2023.3339977", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 2, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 14, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.574238640673697, "impact_score": 0.23764392931939507, "novelty_score": 0.5879591450633724, "citation_count": 5, "influential_citation_count": null }, { "paper_id": "2024__cma-bp-a-clustered-multi-task-learning-and-branch-attention-based-branch-predictor__10-1109-smc54092-2024-10831163-d23428ac", "title": "Cma bp a clustered multi task learning and branch attention based branch predictor", "year": 2024, "doi": "10.1109/smc54092.2024.10831163", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 24 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 2, "perceptron_neural": 22, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.6539681228085796, "impact_score": 0.18912526790942932, "novelty_score": 0.6150620339595273, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2024__energy-efficiency-analysis-of-branch-prediction-for-a-processor-tightly-coupled-with-power-suppl__10-1109-icrera62673-2024-10815124-145912f7", "title": "Energy efficiency analysis of branch prediction for a processor tightly coupled with power suppl", "year": 2024, "doi": "10.1109/icrera62673.2024.10815124", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 7, "simulator_fpga": 9, "application_adjacent": 0, "core_architecture": 19 }, "core_family": "btb_fetch_target", "core_family_label": "BTB / Fetch / Target", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 16, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:6", "fine_cluster_label": "Energy-Aware Predictor and Fetch Design", "distance_to_cluster_centroid": 0.4623542726278672, "impact_score": 0.19266157980045867, "novelty_score": 0.35779473399847106, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2024__indirector-high-precision-branch-target-injection-attacks-exploiting-the-indirect-branch-predict__missing-ea21841d", "title": "Indirector high precision branch target injection attacks exploiting the indirect branch predict", "year": 2024, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 25, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 22 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 22, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.09371900248378096, "impact_score": 0.2332752379062662, "novelty_score": 0.22241587364577933, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2024__llm-based-end-to-end-branch-predictor-optimization-generator__10-1109-asap61560-2024-00050-e07822e0", "title": "Llm based end to end branch predictor optimization generator", "year": 2024, "doi": "10.1109/asap61560.2024.00050", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 4, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 29 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 10, "perceptron_neural": 1, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 2, "hybrid_industrial": 3 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.5769165768082445, "impact_score": 0.2834783596730272, "novelty_score": 0.3234414525961459, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2024__modeling-derivation-and-automated-analysis-of-branch-predictor-security-vulnerabilities__10-1109-hpca57654-2024-00038-0486a1f4", "title": "Modeling derivation and automated analysis of branch predictor security vulnerabilities", "year": 2024, "doi": "10.1109/hpca57654.2024.00038", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 54, "software_static_wcet": 2, "testing_verification": 1, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 25, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.08441074379045277, "impact_score": 0.39938381789154054, "novelty_score": 0.15208756612617394, "citation_count": 3, "influential_citation_count": null }, { "paper_id": "2024__optimizing-convolutional-image-processing-on-risc-v-using-branch-prediction-on-fpga__10-1109-tencon61640-2024-10902699-c8e58d8a", "title": "Optimizing convolutional image processing on risc v using branch prediction on fpga", "year": 2024, "doi": "10.1109/tencon61640.2024.10902699", "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 15, "application_adjacent": 7, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "simulator_fpga:1", "fine_cluster_label": "RISC-V / FPGA Predictor Validation", "distance_to_cluster_centroid": 0.12591014202224415, "impact_score": 0.5165706497439099, "novelty_score": 0.44658067065248935, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2024__out-of-order-and-recursive-ras-a-return-address-stack-design-on-high-performance-processor__10-1109-asap61560-2024-00031-d25d3b47", "title": "Out of order and recursive ras a return address stack design on high performance processor", "year": 2024, "doi": "10.1109/asap61560.2024.00031", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 42 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 56, "two_level_history": 0, "hybrid_industrial": 2 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 6, "architecture_focus_selected_chunks": 6, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.6812938969650553, "impact_score": 0.08583780648635969, "novelty_score": 0.5536434062709296, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2024__pathfinder-high-resolution-control-flow-attacks-exploiting-the-conditional-branch-predictor__10-1145-3620666-3651382-27077d7b", "title": "Pathfinder high resolution control flow attacks exploiting the conditional branch predictor", "year": 2024, "doi": "10.1145/3620666.3651382", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 28, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.11100539358700945, "impact_score": 0.1940931738017283, "novelty_score": 0.35302275399423905, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2024__reverse-engineering-branch-prediction-capabilities-in-modern-micro-architectures__10-1109-secdev61143-2024-00025-d0f93c53", "title": "Reverse engineering branch prediction capabilities in modern micro architectures", "year": 2024, "doi": "10.1109/secdev61143.2024.00025", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 15, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 3 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.09876479766787061, "impact_score": 0.16679226443592904, "novelty_score": 0.26053924849804394, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2024__spectre-returns-speculation-attacks-using-the-return-stack-buffer__10-1109-mdat-2024-3352537-9a0f0025", "title": "Spectre returns speculation attacks using the return stack buffer", "year": 2024, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 36, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:1", "fine_cluster_label": "Return Stack Buffer Attacks and Defenses", "distance_to_cluster_centroid": 0.051727276866646243, "impact_score": 0.5072647432977956, "novelty_score": 0.0, "citation_count": 97, "influential_citation_count": null }, { "paper_id": "2024__the-last-level-branch-predictor__10-1109-micro61859-2024-00042-e19c5847", "title": "The last level branch predictor", "year": 2024, "doi": "10.1109/micro61859.2024.00042", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 23 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 17, "perceptron_neural": 0, "btb_fetch_target": 1, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 21, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.4041573034114001, "impact_score": 0.5666674576961509, "novelty_score": 0.008240483109802799, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2025__a-low-cost-secure-branch-predictor-to-mitigate-the-speculative-attacks-by-disrupting-setup-phase__10-1109-tvlsi-2025-3569219-729d272d", "title": "A low cost secure branch predictor to mitigate the speculative attacks by disrupting setup phase", "year": 2025, "doi": "10.1109/tvlsi.2025.3569219", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 32, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 3, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.08751556503285518, "impact_score": 0.15854885334160765, "novelty_score": 0.17554596262364022, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__a-survey-of-side-channel-attacks-on-branch-prediction-units__10-1145-3734218-34bd07a3", "title": "A survey of side channel attacks on branch prediction units", "year": 2025, "doi": "10.1145/3734218", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 48, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 28, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.07134932392270532, "impact_score": 0.27553956555362114, "novelty_score": 0.05340234654154467, "citation_count": 2, "influential_citation_count": null }, { "paper_id": "2025__branch-prediction-using-reinforcement-learning__10-1109-icrm66809-2025-11349018-dc326ebc", "title": "Branch prediction using reinforcement learning", "year": 2025, "doi": "10.1109/icrm66809.2025.11349018", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 4, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 30 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 22, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 3, "hybrid_industrial": 10 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.5837130141496134, "impact_score": 0.09881690372033444, "novelty_score": 0.4861521006542609, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__branch-privilege-injection-compromising-spectre-v2-hardware-mitigations-by-exploiting-branch-pre__missing-ea21841d", "title": "Branch privilege injection compromising spectre v2 hardware mitigations by exploiting branch pre", "year": 2025, "doi": null, "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 17, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 20 }, "core_family": "indirect_ras", "core_family_label": "Indirect Branch / RAS", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 3, "indirect_ras": 13, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 16, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.40448453232550463, "impact_score": 0.297271124000564, "novelty_score": 0.009096253331453287, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2025__branchgauge-modeling-and-quantifying-side-channel-leakage-in-randomization-based-secure-branch-p__10-1145-3708821-3736198-2cedb235", "title": "Branchgauge modeling and quantifying side channel leakage in randomization based secure branch p", "year": 2025, "doi": "10.1145/3708821.3736198", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 49, "software_static_wcet": 0, "testing_verification": 1, "power_embedded": 12, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 30, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.11483675833607221, "impact_score": 0.1854088406572811, "novelty_score": 0.3819705311423963, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2025__combining-static-and-simple-dynamic-branch-prediction-techniques-for-improved-efficiency-in-low__10-1109-icuis67429-2025-11380281-e76e6db0", "title": "Combining static and simple dynamic branch prediction techniques for improved efficiency in low", "year": 2025, "doi": "10.1109/icuis67429.2025.11380281", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 3, "testing_verification": 1, "power_embedded": 6, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 9 }, "core_family": "hybrid_industrial", "core_family_label": "Hybrid / Industrial / Design Tradeoffs", "core_family_scores": { "tage_gehl_corrector": 0, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 14 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.6603615883300769, "impact_score": 0.0717705196589202, "novelty_score": 0.6267932977736149, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__design-of-a-dual-issue-superscalar-risc-v-core-with-dynamic-branch-prediction__10-1109-icstcc66753-2025-11240247-ae8c4a53", "title": "Design of a dual issue superscalar risc v core with dynamic branch prediction", "year": 2025, "doi": "10.1109/icstcc66753.2025.11240247", "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 13, "application_adjacent": 0, "core_architecture": 12 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 25, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "simulator_fpga:1", "fine_cluster_label": "RISC-V / FPGA Predictor Validation", "distance_to_cluster_centroid": 0.08643322357645056, "impact_score": 0.2734546228405471, "novelty_score": 0.048757233268779544, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__design-of-a-hybrid-branch-prediction-architecture-for-risc-v-processors__10-1109-icccas65806-2025-11102589-2fc3bc4e", "title": "Design of a hybrid branch prediction architecture for risc v processors", "year": 2025, "doi": "10.1109/icccas65806.2025.11102589", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 2, "application_adjacent": 0, "core_architecture": 40 }, "core_family": "two_level_history", "core_family_label": "Two-Level / History / Correlation", "core_family_scores": { "tage_gehl_corrector": 1, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 32, "hybrid_industrial": 22 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 11, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.4821516795428198, "impact_score": 0.34178179925614494, "novelty_score": 0.11443949261559484, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2025__distant-history-branch-prediction-using-advanced-machine-learning-techniques__10-1109-hipcw66559-2025-00066-9fb81ee0", "title": "Distant history branch prediction using advanced machine learning techniques", "year": 2025, "doi": "10.1109/hipcw66559.2025.00066", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 30 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 20, "perceptron_neural": 11, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 14, "hybrid_industrial": 6 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 4, "architecture_focus_selected_chunks": 4, "fine_cluster_id": "core_architecture:2", "fine_cluster_label": "Dynamic / Static Predictor Characterization", "distance_to_cluster_centroid": 0.6307080370539923, "impact_score": 0.08223413682562083, "novelty_score": 0.5723824885067716, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__exploiting-inaccurate-branch-history-in-side-channel-attacks__missing-ea21841d", "title": "Exploiting inaccurate branch history in side channel attacks", "year": 2025, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 41, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 2 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 21, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.07054615123092478, "impact_score": 0.18320500075634716, "novelty_score": 0.04733399606699479, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__fpga-implementation-of-a-pipelined-rv32im-processor-with-dynamic-branch-prediction__10-1109-elexcom67950-2025-11451255-49928411", "title": "Fpga implementation of a pipelined rv32im processor with dynamic branch prediction", "year": 2025, "doi": "10.1109/elexcom67950.2025.11451255", "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "scope_scores": { "security": 0, "software_static_wcet": 5, "testing_verification": 1, "power_embedded": 1, "simulator_fpga": 19, "application_adjacent": 0, "core_architecture": 4 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 2, "architecture_focus_selected_chunks": 2, "fine_cluster_id": "simulator_fpga:1", "fine_cluster_label": "RISC-V / FPGA Predictor Validation", "distance_to_cluster_centroid": 0.08159493316789013, "impact_score": 0.2833434875697548, "novelty_score": 0.0, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__hsbp-a-hybrid-secure-branch-predictor-design-against-transient-execution-attacks__10-1109-cisce65916-2025-11065647-b74b4459", "title": "Hsbp a hybrid secure branch predictor design against transient execution attacks", "year": 2025, "doi": "10.1109/cisce65916.2025.11065647", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 56, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 2, "simulator_fpga": 6, "application_adjacent": 0, "core_architecture": 10 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.10369361813832223, "impact_score": 0.13504253385952258, "novelty_score": 0.2977788239304826, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__index-randomization-with-dual-sram-puf-for-spectre-mitigation-in-risc-v-branch-predictors__10-1109-isaeece66033-2025-11160208-b6a51e9e", "title": "Index randomization with dual sram puf for spectre mitigation in risc v branch predictors", "year": 2025, "doi": "10.1109/isaeece66033.2025.11160208", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 35, "software_static_wcet": 3, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 8, "application_adjacent": 0, "core_architecture": 4 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 12, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.1560067850251593, "impact_score": 0.05903276890541467, "novelty_score": 0.6930296016918437, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__leveraging-control-flow-similarity-to-reduce-branch-predictor-cold-effects-in-microservices__10-1145-3695053-3731059-69eef5e0", "title": "Leveraging control flow similarity to reduce branch predictor cold effects in microservices", "year": 2025, "doi": "10.1145/3695053.3731059", "scope": "application_adjacent", "scope_label": "Application-Adjacent Branch Behavior", "scope_scores": { "security": 0, "software_static_wcet": 2, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 12, "core_architecture": 6 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 15, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "application_adjacent:0", "fine_cluster_label": "Sorting and Microservice Control-Flow Behavior", "distance_to_cluster_centroid": 0.17271292010038708, "impact_score": 0.0, "novelty_score": 1.0, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__lunaiss-a-risc-v-simulator-for-branch-predictor-validation-and-interval-based-profiling__10-1109-isocc66390-2025-11329543-34d0cc00", "title": "Lunaiss a risc v simulator for branch predictor validation and interval based profiling", "year": 2025, "doi": "10.1109/isocc66390.2025.11329543", "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "scope_scores": { "security": 0, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 14, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 3, "architecture_focus_selected_chunks": 3, "fine_cluster_id": "simulator_fpga:1", "fine_cluster_label": "RISC-V / FPGA Predictor Validation", "distance_to_cluster_centroid": 0.14373279401229055, "impact_score": 0.07188728947868368, "novelty_score": 0.6261860947108449, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__research-and-design-of-a-dynamic-branch-predictor-based-on-the-risc-v-instruction-set__10-1109-isset66828-2025-11184914-48183f25", "title": "Research and design of a dynamic branch predictor based on the risc v instruction set", "year": 2025, "doi": "10.1109/isset66828.2025.11184914", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 10, "application_adjacent": 0, "core_architecture": 28 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 20, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 6, "hybrid_industrial": 1 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.4302629471987147, "impact_score": 0.39272492600973713, "novelty_score": 0.0, "citation_count": 1, "influential_citation_count": null }, { "paper_id": "2025__systematic-analysis-of-moving-target-defenses-for-branch-prediction-attacks__10-1109-tdsc-2025-3580445-1177fee2", "title": "Systematic analysis of moving target defenses for branch prediction attacks", "year": 2025, "doi": "10.1109/tdsc.2025.3580445", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 37, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 15 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 20, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.10362321702132782, "impact_score": 0.1351448249780631, "novelty_score": 0.29724691011407184, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2025__unveiling-and-evaluating-vulnerabilities-in-branch-predictors-via-a-three-step-modeling-methodol__10-1145-3711923-d02e147d", "title": "Unveiling and evaluating vulnerabilities in branch predictors via a three step modeling methodol", "year": 2025, "doi": "10.1145/3711923", "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 29, "software_static_wcet": 1, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 14 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 19, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.06428129009719508, "impact_score": 0.33752675683238226, "novelty_score": 0.0, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2026__cibpu-a-conflict-invisible-secure-branch-prediction-unit__10-1109-tifs-2026-3683289-d4363d78", "title": "Cibpu a conflict invisible secure branch prediction unit", "year": 2026, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 34, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 3, "application_adjacent": 0, "core_architecture": 5 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 18, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.09852581874449473, "impact_score": 0.14255122126329825, "novelty_score": 0.258733649430849, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2026__enhancing-branch-prediction-accuracy-and-efficiency-in-risc-v-processors-using-novelbp__10-1109-les-2026-3656681-10246ca4", "title": "Enhancing branch prediction accuracy and efficiency in risc v processors using novelbp", "year": 2026, "doi": "10.1109/les.2026.3656681", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 2, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 3, "simulator_fpga": 11, "application_adjacent": 0, "core_architecture": 16 }, "core_family": "perceptron_neural", "core_family_label": "Perceptron / Neural", "core_family_scores": { "tage_gehl_corrector": 3, "perceptron_neural": 11, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 5, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.6229412238827385, "impact_score": 0.11058695572961708, "novelty_score": 0.42494783020599114, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2026__five-stage-pipeline-simulator-in-c-forwarding-and-branch-prediction__10-1109-iatmsi68868-2026-11465534-d33c7199", "title": "Five stage pipeline simulator in c forwarding and branch prediction", "year": 2026, "doi": "10.1109/iatmsi68868.2026.11465534", "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 6, "application_adjacent": 0, "core_architecture": 6 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 7, "architecture_focus_selected_chunks": 7, "fine_cluster_id": "simulator_fpga:0", "fine_cluster_label": "Pipeline Simulator and FPGA Implementation", "distance_to_cluster_centroid": 0.05942437888526364, "impact_score": 0.358974358974359, "novelty_score": 1.0, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2026__microarchitectural-espionage-fpga-based-security-analysis-of-branch-prediction-in-risc-v-out-of__10-1109-isdfs69419-2026-11459082-3684cee2", "title": "Microarchitectural espionage fpga based security analysis of branch prediction in risc v out of", "year": 2026, "doi": null, "scope": "security", "scope_label": "Security / Side-Channel", "scope_scores": { "security": 24, "software_static_wcet": 6, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 15, "application_adjacent": 0, "core_architecture": 8 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 10, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "security:0", "fine_cluster_label": "Branch Predictor Side Channels and Mitigations", "distance_to_cluster_centroid": 0.11697961631194875, "impact_score": 0.18055174827308565, "novelty_score": 0.39816083908971445, "citation_count": null, "influential_citation_count": null }, { "paper_id": "2026__ml-guided-branch-predictor-optimization-for-embedded-risc-v-socs__10-1109-les-2026-3673369-794fed6c", "title": "Ml guided branch predictor optimization for embedded risc v socs", "year": 2026, "doi": "10.1109/les.2026.3673369", "scope": "simulator_fpga", "scope_label": "Simulator / FPGA / Soft Processor", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 14, "simulator_fpga": 15, "application_adjacent": 0, "core_architecture": 13 }, "core_family": "", "core_family_label": "", "core_family_scores": {}, "clustering_vector_source": "full_text_average", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 8, "architecture_focus_selected_chunks": 8, "fine_cluster_id": "simulator_fpga:1", "fine_cluster_label": "RISC-V / FPGA Predictor Validation", "distance_to_cluster_centroid": 0.09454867837560987, "impact_score": 0.16720391186111255, "novelty_score": 0.13053965832221462, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2026__the-last-level-branch-predictor-revisited__10-1109-hpca68181-2026-11408567-35cb62c2", "title": "The last level branch predictor revisited", "year": 2026, "doi": "10.1109/hpca68181.2026.11408567", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 0, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 0, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 26 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 13, "perceptron_neural": 0, "btb_fetch_target": 3, "indirect_ras": 0, "two_level_history": 1, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 28, "architecture_focus_selected_chunks": 10, "fine_cluster_id": "core_architecture:0", "fine_cluster_label": "Modern Industrial / Security-Aware Predictor Structures", "distance_to_cluster_centroid": 0.4010063123258295, "impact_score": 0.1923076923076923, "novelty_score": 0.0, "citation_count": 0, "influential_citation_count": null }, { "paper_id": "2026__vla-tage-a-power-efficient-branch-predictor-with-vector-loop-awareness__10-1109-lca-2026-3669169-41b95047", "title": "Vla tage a power efficient branch predictor with vector loop awareness", "year": 2026, "doi": "10.1109/lca.2026.3669169", "scope": "core_architecture", "scope_label": "Core Predictor Architecture", "scope_scores": { "security": 2, "software_static_wcet": 0, "testing_verification": 0, "power_embedded": 1, "simulator_fpga": 0, "application_adjacent": 0, "core_architecture": 28 }, "core_family": "tage_gehl_corrector", "core_family_label": "TAGE / GEHL / Statistical Corrector", "core_family_scores": { "tage_gehl_corrector": 34, "perceptron_neural": 0, "btb_fetch_target": 0, "indirect_ras": 0, "two_level_history": 0, "hybrid_industrial": 0 }, "clustering_vector_source": "architecture_focus_residual", "architecture_focus_source": "architecture_focus_chunks", "architecture_focus_candidate_chunks": 9, "architecture_focus_selected_chunks": 9, "fine_cluster_id": "core_architecture:7", "fine_cluster_label": "TAGE and Soft-Processor Implementations", "distance_to_cluster_centroid": 0.708714143260577, "impact_score": 0.11576454758499091, "novelty_score": 0.6141181747166969, "citation_count": null, "influential_citation_count": null } ] }